

## **AON7934**

## 30V Dual Asymmetric N-Channel AlphaMOS

#### **General Description**

- Latest Trench Power AlphaMOS (αMOS LV) technology
- Very Low RDS(on) at 4.5V<sub>GS</sub>
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant

### **Product Summary**

<u>Q1</u> <u>Q2</u> 30V 30V  $V_{DS}$ I<sub>D</sub> (at V<sub>GS</sub>=10V) 16A 18A  $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) <10.2m $\Omega$ <7.7m $\Omega$  $R_{DS(ON)}$  (at  $V_{GS} = 4.5V$ ) <15.8m $\Omega$  <11.6m $\Omega$ 

100% UIS Tested 100% Rg Tested




## **Application**

Top View

- DC/DC Converters in Computing, Servers, and POL
- Isolated DC/DC Converters in Telecom and Industrial

#### Power DFN3x3A



# **Top View Bottom View** S1/D2 S2

#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

**Bottom View** 

Parameter		Symbol	Max Q1	Max Q2	Units	
Drain-Source Voltage		$V_{DS}$	30		V	
Gate-Source Voltage		$V_{GS}$	±20	±20	V	
Continuous Drain	T <sub>C</sub> =25°C	i,	16	18		
Current <sup>G</sup>	T <sub>C</sub> =100°C	I <sub>D</sub>	12	14	Α	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	64	72		
Continuous Drain	T <sub>A</sub> =25°C		13	15	А	
Current	T <sub>A</sub> =70°C	DSM	7.8	9	A	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	19	25	Α	
Avalanche Energy L=0.05mH <sup>C</sup>		E <sub>AS</sub>	9	16	mJ	
V <sub>DS</sub> Spike	100ns	$V_{SPIKE}$	36	36	V	
	T <sub>C</sub> =25°C	— P <sub>D</sub>	23	25	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	r <sub>D</sub>	9	10	VV	
	T <sub>A</sub> =25°C	D	2.5	2.5	10/	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	- P <sub>DSM</sub>	0.9	0.9	W	
Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to 150		°C	

Thermal Characteristics							
Parameter		Symbol	Typ Q1	Max Q1	Typ Q2	Max Q2	Units
Maximum Junction-to-Ambient A	t ≤ 10s R <sub>θJA</sub>		40	50	40	50	°C/W
Maximum Junction-to-Ambient AD	Steady-State	Теја	70	90	70	90	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	4.5	5.4	4.2	5	°C/W



#### Q1 Electrical Characteristics (T<sub>.1</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μА	
		T <sub>J</sub> =5	5°C		5	·	
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}=0V$ , $V_{GS}=\pm20V$			100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	1.2	1.8	2.2	V	
	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =13A		8.3	10.2	mΩ	
$R_{DS(ON)}$		T <sub>J</sub> =12	5°C	11.2	13.7	11132	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		12.4	15.8	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=13A$		50		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.7	1	V	
$I_S$	Maximum Body-Diode Continuous Current <sup>G</sup>				16	Α	
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			485		pF	
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =15V, f=1MHz		235		рF	
C <sub>rss</sub>	Reverse Transfer Capacitance	7		32		pF	
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	0.9	1.8	2.7	Ω	
SWITCHI	NG PARAMETERS		•		•		
Q <sub>g</sub> (10V)	Total Gate Charge			8	11	nC	
Q <sub>g</sub> (4.5V)	Total Gate Charge	101/1/ 151/1 120		3.9	5.3	nC	
$Q_{qs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =15V, $I_{D}$ =13A		1.1		nC	
$Q_{gd}$	Gate Drain Charge	7		2.1		nC	
t <sub>D(on)</sub>	Turn-On DelayTime			3.5		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =1.2 $\Omega$	1,	2.8		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		16.3		ns	
t <sub>f</sub>	Turn-Off Fall Time	7		3		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =13A, dI/dt=500A/μs		9.9		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =13A, dI/dt=500A/μs		12.9		nC	

A. The value of  $R_{\theta,JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^{\circ}$  C. The Power dissipation  $P_{DSM}$  is based on  $R_{0JA}$  t  $\leq$  10s value and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub> =25° C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=150^{\circ}$  C. The SOA curve provides a single pulse rating. G. The maximum current rating is limited by package.


H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with TA=25° C.




#### Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V<sub>DS</sub> (Volts) Fig 1: On-Region Characteristics (Note E)



V<sub>GS</sub>(Volts)
Figure 2: Transfer Characteristics (Note E)



I<sub>D</sub> (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note Ε)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)





#### Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






#### Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






T<sub>CASE</sub> (°C)
Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



#### Q2 Electrical Characteristics (T<sub>.1</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V
	Zero Gate Voltage Drain Current	$V_{DS}$ =30V, $V_{GS}$ =0V			1	^
I <sub>DSS</sub>		T <sub>J</sub> =58	5°C		5	μА
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	1.2	1.8	2.2	V
		V <sub>GS</sub> =10V, I <sub>D</sub> =15A		6.3	7.7	m()
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	T <sub>J</sub> =125	5°C	8.4	10.3	mΩ
		$V_{GS}$ =4.5V, $I_D$ =10A		9.1	11.6	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =15A		100		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Current <sup>G</sup>				18	Α
	PARAMETERS					
C <sub>iss</sub>	Input Capacitance			807		pF
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =15V, f=1MHz		314		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			40		pF
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	0.6	1.3	2	Ω
SWITCHI	NG PARAMETERS					
Q <sub>g</sub> (10V)	Total Gate Charge			12.9	17.5	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =15A		6	8.5	nC
$Q_{gs}$	Gate Source Charge	- VGS-10V, VDS-13V, IB-13A		2.1		nC
$Q_{gd}$	Gate Drain Charge			3		nC
t <sub>D(on)</sub>	Turn-On DelayTime			4.8		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =1 $\Omega$ ,		3.3		ns
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		18.8		ns
t <sub>f</sub>	Turn-Off Fall Time			3.3		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =15A, dI/dt=500A/μs		11.3		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =15A, dI/dt=500A/μs		15		nC

A. The value of  $R_{\theta,JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^{\circ}$  C. The Power dissipation  $P_{DSM}$  is based on  $R_{0JA}$  t  $\leq 10s$  value and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




#### **Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**



V<sub>DS</sub> (Volts) Fig 1: On-Region Characteristics (Note E)



V<sub>GS</sub>(Volts)
Figure 2: Transfer Characteristics (Note E)



 $\label{eq:ldot} {\rm I_D}\left({\rm A}\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)






#### **Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**





Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### **Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**








T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)







Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)





#### Gate Charge Test Circuit & Waveform







#### Resistive Switching Test Circuit & Waveforms





#### Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





#### Diode Recovery Test Circuit & Waveforms

