

2A, 1.2MHz, 6V Synchronous Step-Down Converter in SOT-563 (FC) and UDFN-6L 1.4x1 (FC)

General Description

The RT5762A/B/C/D/E/F is a simple, easy-to-use, 2A synchronous step-down DC-DC converter with an input supply voltage range from 2.5V to 6V. The device builds in an accurate 0.6V reference voltage and integrates low $R_{DS(ON)}$ power MOSFETs to achieve high efficiency in SOT-563 (FC) and UDFN-6L 1.4x1 (FC) packages.

The RT5762A/B/C/D/E/F adopts Advanced Constant On-Time (ACOT[®]) control architecture to provide an ultrafast transient response with few external components and to operate in nearly constant switching frequency over the line, load, and output voltage range. The RT5762A/C/E operates in automatic PSM that maintains high efficiency during light load operation. The RT5762B/D/F operates in Forced PWM that helps to meet tight voltage regulation accuracy requirements.

The RT5762A/B/C/D/E/F senses both FETs current for a robust over-current protection. The device features cycle-by-cycle current limit protection which prevents the device from the catastrophic damage in output short circuit, over current or inductor saturation. A built-in soft-start function prevents inrush current during start-up. The device also includes input under-voltage lockout, output under-voltage protection, over-voltage protection (RT5762AL/BL/CL/DL/EL/FL) and over-temperature protection to provide safe and smooth operation in all operating conditions.


Features

- Input Voltage Range from 2.5V to 6V
- Integrated 100m Ω and 70m Ω FETs
- 100% Duty Cycle for Lowest Dropout
- Internal Reference Voltage with 1% Accuracy
- 1.2MHz Typical Switching Frequency
- Power Saving Mode for Light Loads (RT5762A/C/E)
- Advanced Constant On-Time (ACOT[®]) Control
- Internal Soft Startup (1.5ms)
- Enable Control Input
- Power Good Indicator
- Negative Over-Current Protection (RT5762B/D/F)
- Fully Protection with UVLO, OVP, UVP, Cycle-by-Cycle Current Limit and OTP
- RoHS Compliant and Halogen Free

Applications

- Mobile Phones and Handheld Devices
- STB, Cable Modem, and xDSL Platforms
- WLANASIC Power / Storage (SSD and HDD)
- General Purpose for POL LV Buck Converters

Simplified Application Circuit



Ordering Information

RT5762A/B/C/D/E/F	□□□
	Package Type
	H6F : SOT-563 (FC)
	QUF : UDFN-6L 1.4x1 (FC)
	(for RT5762A/B only)
	Lead Plating System
	G : Green (Halogen Free and Pb Free)
	UVP Option
	H : Hiccup
	L : Latched-Off
	PWM Operation Mode
	A : Automatic PSM, with PG function
	B : Forced PWM, with PG function
	C : Automatic PSM, without PG function
	D : Forced PWM, without PG function
	E : Automatic PSM, with PG function and small output discharge resistor.
	F : Forced PWM, with PG function and small output discharge resistor.


Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configuration

(TOP VIEW)




SOT-563 (FC)



UDFN-6L 1.4x1 (FC)


Marking Information

RT5762AHGH6F




09 : Product Code
W : Date Code

RT5762DHGH6F




0D : Product Code
W : Date Code

RT5762ALGH6F




08 : Product Code
W : Date Code

RT5762DLGH6F




0C : Product Code
W : Date Code

RT5762BHGH6F




07 : Product Code
W : Date Code

RT5762EHGH6F




0K : Product Code
W : Date Code

RT5762BLGH6F




06 : Product Code
W : Date Code

RT5762ELGH6F



0J : Product Code
W : Date Code

RT5762CHGH6F




0F : Product Code
W : Date Code

RT5762FHGH6F




0H : Product Code
W : Date Code

RT5762CLGH6F




0E : Product Code
W : Date Code

RT5762FLGH6F



0G : Product Code
W : Date Code

UDFN-6L 1.4x1 (FC)




- + A : Product code
- +W : Date code

Functional Pin Description


Pin No.		Pin Name	Pin Function
RT5762A/B/E/F	RT5762C/D		
1	1	FB	Output voltage sense. Sense the output voltage at the FB pin through a resistive divider. The feedback reference voltage is 0.6V typically.
2	2	GND	Power ground.
3	3	VIN	Power input. The input voltage range is from 2.5V to 6V. Connect input bypass capacitors directly to this pin and GND pins. MLCC with capacitance higher than 10 μ F is recommended.
4	4	SW	Switch node between the internal switch and the synchronous rectifier. Connect this pin to the inductor.
5	5	EN	Enable control input. Connect this pin to logic high enables the device and connect this pin to ground disables the device.
6	--	PG	Open-drain power-good indicator output. Once being started-up, PG will be pulled low to ground if any internal protection is triggered.
--	6	NC	No Internal connection.

Functional Block Diagram

For RT5762A/B/E/F



For RT5762C/D



Operation

The RT5762A/B/C/D/E/F is a high-efficiency, synchronous step-down DC-DC converter that delivers up to 2A output current from a 2.5V to 6V input supply.

Advanced Constant On-Time Control and PWM Operation

The RT5762A/B/C/D/E/F adopts ACOT[®] control for its ultrafast transient response, low external component counts and stable with low ESR MLCC output capacitors. When the feedback voltage falls below the feedback reference voltage, the minimum off-time one-shot (90ns, typ.) has timed out and the inductor current is below the current limit threshold, then the internal on-time one-shot circuitry is triggered and the high-side switch is turned on. Since the minimum off-time is short, the device exhibits ultrafast transient response and enables the use of smaller output capacitance.

The on-time is inversely proportional to input voltage and directly proportional to output voltage to achieve pseudo-fixed frequency over the input voltage range. After the on-time one-shot timer is expired, the high-side switch is turned off and the low-side switch is turned on until the on-time one-shot is triggered again. In the steady state, the error amplifier compares the feedback voltage V_{FB} and an internal reference voltage. If the virtual inductor current ramp voltage is lower than the output of the error amplifier, a new pre-determined fixed on-time will be triggered by the on-time one-shot generator.

Power Saving Mode

The RT5762A/C/E automatically enters power saving mode (PSM) at light load to maintain high efficiency. As the load current decreases and eventually the inductor current ripple valley touches the zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side switch is turned off when the zero inductor current is detected. As the load current is further decreased, it takes longer time to discharge the output capacitor to the level that requires the next on-time. The switching frequency decreases and is proportional to the load current to maintain high efficiency at light load.

Enable Control

The RT5762A/B/C/D/E/F provides an EN pin, as an external chip enable control, to enable or disable the device. If V_{EN} is held below a logic-low threshold voltage (V_{EN_L}) of the enable input (EN), the converter will disable output voltage, that is, the converter is disabled and switching is inhibited even if the VIN voltage is above VIN under-voltage lockout threshold (V_{UVLO}). During shutdown mode, the supply current can be reduced to I_{SHDN} (15 μ A or below). If the EN voltage rises above the logic-high threshold voltage (V_{EN_H}) while the VIN voltage is higher than UVLO threshold, the device will be turned on, that is, switching being enabled and soft-start sequence being initiated.

Soft-Start (SS)

The RT5762A/B/C/D/E/F provides an internal soft-start feature for inrush control. At power up, the internal capacitor is charged by an internal current source to generate a soft-start ramp voltage as a reference voltage to the PWM comparator. The device will initiate switching and the output voltage will smoothly ramp up to its targeted regulation voltage only after this ramp voltage is greater than the feedback voltage V_{FB} to ensure the converters have a smooth start-up from pre-biased output. The output voltage starts to rise in 220 μ s/50 μ s (Typ.) from EN rising, and the soft-start ramp-up time (0% V_{OUT} to 95% V_{OUT}) is 1.5ms/120 μ s (Typ.).




Figure 1. Start-Up Sequence

Maximum Duty Cycle Operation

The RT5762A/B/C/D/E/F is designed to operate in dropout at the high duty cycle approaching 100%. If the operational duty cycle is large and the required off-time becomes smaller than minimum off-time, the RT5762A/B/C/D/E/F starts to enable skip off-time function and keeps high-side MOSFET switch on continuously. The RT5762A/B/C/D/E/F implements skip off-time function to achieve high duty approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application for input voltage momentarily falls down to the normal output voltage requirement. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

Power Good Indication

The RT5762A/B/E/F features an open-drain power-good output (PG) to monitor the output voltage status. The output delay of comparator prevents false flag operation for short excursions in the output voltage, such as during line and load transients. Pull-up PG with a resistor to VIN or an external voltage below 6V. When VIN voltage rises above V_{UVLO} , the power-good function is activated. After soft-start is finished, the PG pin is controlled by a comparator connected to the feedback signal V_{FB} . If V_{FB} rises above a power-good high threshold (V_{TH_PGLH}) (typically 90% of the reference voltage), the PG pin will be in high impedance and V_{PG} will be held high. When V_{FB} falls short of power-good low threshold (V_{TH_PGHL}) (typically 85% of the reference voltage), the PG pin will be pulled low. Once being started-up, if any internal protection is triggered, PG will be pulled low to GND. The internal open-drain pull-down device will pull the PG pin low. The power good indication profile is shown below.

Table 1. PG Pin Status

Conditions		PG Pin
Enable	$V_{EN} > V_{EN_H}$, $V_{FB} > V_{TH_PGLH}$	High Impedance
	$V_{EN} > V_{EN_H}$, $V_{FB} < V_{TH_PGHL}$	Low
Shutdown	$V_{EN} < V_{EN_L}$	Low
OTP	$T_J > T_{SD}$	Low

Input Under-Voltage Lockout

In addition to the EN pin, the RT5762A/B/C/D/E/F also provides enable control through the VIN pin. If V_{EN} rises above V_{ENH} first, switching will still be inhibited until the VIN voltage rises above V_{UVLO} . It is to ensure that the internal regulator is ready so that operation with not-fully-enhanced internal MOSFET switches can be prevented. After the device is powered up, if the input voltage VIN goes below the UVLO falling threshold voltage ($V_{UVLO} - \Delta V_{UVLO}$), this switching will be inhibited; if VIN rises above the UVLO rising threshold (V_{UVLO}), the device will resume normal operation with a complete soft-start.

The Over-Current Protection

The RT5762A/B/C/D/E/F features cycle-by-cycle current-limit protection on both the high-side and low-side MOSFETs and the protection prevents the device from the catastrophic damage in output short circuit, over current or inductor saturation.

The high-side MOSFET over-current protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET during each on-time. The switch current is compared with the high-side switch peak-current limit (I_{LIM_H}) after a certain amount of delay when the high-side switch being turned on each cycle. If an over-current condition occurs, the converter will immediately turn off the high-side switch and turn on the low-side switch to prevent the inductor current from exceeding the high-side current limit.

The low-side MOSFET over-current protection is achieved by measuring the inductor current through the synchronous rectifier (low-side switch) during the low-side on-time. Once the current rises above the low-side switch valley current limit (I_{LIM_L}), the on-time one-shot will be

inhibited until the inductor current ramps down to the current limit level (I_{LIM_L}), that is, another on-time can only be triggered when the inductor current goes below the low-side current limit. If the output load current exceeds the available inductor current (clamped by the low-side current limit), the output capacitor needs to supply the extra current such that the output voltage will begin to drop. If it drops below the output under-voltage protection threshold, the IC will stop switching to avoid excessive heat.




Figure 2. Over-Current Protection

Output Active Discharge

When the RT5762A/B/C/D/E/F is disabled by EN pin, UVLO or OTP, the device discharges the output capacitors (via SW pins) through an internal discharge resistor connected to ground. This function prevents the reverse current flow from the output capacitors to the input capacitors once the input voltage collapses. It doesn't need to rely on another active discharge circuit for discharging output capacitors. This function will be turned off when the fault condition is removed.

Output Under-Voltage Protection

The RT5762A/B/C/D/E/F includes output under-voltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage V_{FB} . If V_{FB} drops below the under-voltage protection threshold (typically 40% of the internal feedback reference voltage), the UV comparator will go high to turn off both the internal high-side and low-side MOSFET switches. The RT5762A/B/C/D/E/F will enter output under-voltage protection with hiccup mode. During hiccup mode, the IC

will shut down for t_{HICUP_OFF} (5ms/50µs, typ.), and then attempt to recover automatically for t_{HICUP_ON} (1ms/400µs, typ.). Upon completion of the soft-start sequence, if the fault condition is removed, the converter will resume normal operation; otherwise, such cycle for auto-recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resume normal operation as soon as the over-load or short-circuit condition is removed. A short-circuit protection and recovery profile is shown below.





Figure 3. Short-Circuit Protection and Recovery

Output Over-Voltage Protection

The RT5762A/B/C/D/E/F includes an output over-voltage protection (OVP) circuit to limit output voltage and minimize output voltage overshoot. If the V_{FB} goes above the 120% of the reference voltage, the high-side MOSFET will be forced off to limit the output voltage then the IC will be into Latch-off mode.

Thermal Shutdown

The RT5762A/B/C/D/E/F includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds a thermal shutdown threshold (T_{SD}). Once the junction temperature cools down by a thermal shutdown hysteresis (ΔT_{SD}), the IC will resume normal operation with a complete soft-start.

Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

Negative Over-Current Limit (RT5762B/D/F)

The RT5762B/D/F is the part which is forced to PWM and allows negative current operation. In case of PWM operation, high negative current may be generated as an external power source which is tied to output terminal unexpectedly. As the risk described above, the internal circuit monitors negative current in each on-time interval of low-side MOSFET and compares it with NOC threshold. Once the negative current exceeds the NOC threshold, the low-side MOSFET is turned off immediately, and then the high-side MOSFET will be turned on to discharge the energy of output inductor. This behavior can keep the valley of negative current at NOC threshold to protect low-side MOSFET. However, the negative current can't be limited at NOC threshold anymore since minimum off-time is reached.

Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ----- -0.3V to 6.5V
- VIN to SW ----- -0.3V to 6.5V
- VIN to SW ($t \leq 10\text{ns}$) ----- -2.5V to 9V
- Switch Voltage, SW ----- -0.3V to 6.5V
- SW ($t \leq 10\text{ns}$) ----- -2.5V to 9V
- Other Pins ----- -0.3V to 6.5V
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C

ESD Ratings

- ESD Susceptibility (Note 2)
- HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 3)

- Supply Input Voltage ----- 2.5V to 6V
- Output Voltage ----- 0.6V to V_{IN}
- Junction Temperature Range ----- -40°C to 125°C

Thermal Information (Note 4 and Note 5)

Thermal Parameter		SOT-563 (FC)	UDFN-6L 1.4x1 (FC)	Unit
θ_{JA}	Junction-to-ambient thermal resistance (JEDEC standard)	108	126.1	°C/W
$\theta_{JC(Top)}$	Junction-to-case (top) thermal resistance	109	122	°C/W
$\theta_{JC(Bottom)}$	Junction-to-case (bottom) thermal resistance	35.4	30.9	°C/W
$\theta_{JA(EVB)}$	Junction-to-ambient thermal resistance (specific EVB)	102.5	110.7	°C/W
$\Psi_{JC(Top)}$	Junction-to-top characterization parameter	20.7	10.39	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.1	87.76	°C/W

Electrical Characteristics

($V_{IN} = 3.6V$, $T_J = T_A = -40^{\circ}C$ to $125^{\circ}C$. Typical value is tested at $T_A = 25^{\circ}C$. The limit over-temperature is guaranteed by characterization, unless otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Voltage						
VIN Supply Input Operating Voltage	VIN		2.5	--	6	V
Under-Voltage Lockout Threshold	VUVLO	VIN rising	2.15	2.3	2.45	V
Under-Voltage Lockout Threshold Hysteresis	ΔVUVLO		--	300	--	mV
Supply Current (Shutdown)	ISHDN	VEN = 0V	--	--	15	μA
Supply Current (Quiescent)	IQ	VEN = 2V, VFB = 0.7V, not switching	--	23	35	
Soft-Start						
Soft-Start Time	tss	0%VOUT to 95%VOUT	1	1.5	2.4	ms
Enable Voltage						
Enable Voltage Threshold	VEN_H	EN high-level input voltage	0.8	--	1.2	V
	VEN_L	EN low-level input voltage	0.4	--	0.85	
Enable Pull-Low Current	IEN_PL		--	1.5	--	μA
Feedback Voltage						
Feedback Threshold Voltage	VFB		0.594	0.6	0.606	V
Feedback Input Current	IFB	VFB = 0.6V, TA = 25°C	--	0.1	0.4	μA
Internal MOSFET						
High-Side On-Resistance	RDS(ON)_H		--	100	120	mΩ
Low-Side On-Resistance	RDS(ON)_L		--	70	85	
Current Limit						
High-Side Switch Current Limit	ILIM_H	VIN = 3.6V, VOUT = 1.2V, L = 1.5μH, TA = 25°C	3	3.45	3.9	A
Low-Side Switch Valley Current Limit	ILIM_L		2	2.3	2.6	
Switching Frequency						
Switching Frequency	fsw		1	1.2	1.44	MHz
On-Time Timer Control						
Minimum Off-Time	toff_MIN		--	90	--	ns
Output Voltage Protection						
Output Under-Voltage Threshold (RT5762A/B/C/D/E/FH : Hiccup) (RT5762A/B/C/D/E/FL : Latch-Off)	VUVP		--	40	--	%
Output Over-Voltage Threshold (RT5762A/B/C/D/E/FL: Latch-Off, Deglitch Time = 2μs)	VOVP	VFB rising	110	120	130	%

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Shutdown						
Thermal Shutdown Threshold	T _{SD}		--	150	--	°C
Thermal Shutdown Hysteresis	ΔT _{SD}		--	20	--	
Power Good						
Power Good High Threshold	V _{TH_PGLH}	V _{FB} rising, PG goes high	83	90	--	%
Power Good Falling Threshold	V _{TH_PGHL}	V _{FB} falling, PG goes low	78	85	--	%
Power Good Sink Current Capability		I _{PG} sinks 5mA	--	--	0.4	V
Output Discharge Resistor						
Output Discharge Switch On-Resistor (RT5762A/B/C/D)	R _{DISCHG}	V _{EN} = 0V (Protection)	--	100	--	Ω
Output Discharge Switch On-Resistor (RT5762E/F)			--	5	--	

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. Devices are ESD sensitive. Handling precaution is recommended.

Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, [AN061](#).

Note 5. $\theta_{JA(EVB)}$, $\Psi_{JC(Top)}$ and Ψ_{JB} are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

Typical Application Circuit




Table 2. Suggested Component Values







V_{OUT} (V)	R_{FB1} (k Ω)	R_{FB2} (k Ω)	C_{IN1} (μ F)	L (μ H)	C_{OUT} (μ F)	C_{FF} (pF)
3.3	100	22.1	22	1.5	22 to 44	--
1.8	100	50	22	1.5	22 to 44	--
1.5	100	66.6	22	1.5	22 to 44	--
1.2	100	100	22	1.5	22 to 44	22
1.05	100	133	22	1.5	22 to 44	22
1	100	148	22	1.5	22 to 44	22

Table 3. Recommended External Components


Component	Description	Vendor P/N
C_{IN}	22 μ F, 6.3V, X5R, 0603	GRM188R60J226MEA0D (MURATA)
C_{OUT}	22 μ F, 6.3V, X5R, 0603	GRM188R60J226MEA0D (MURATA)
L	1.5 μ H	DFE252012F-1R5M (MURATA) MPC252012K-1R5M(HDT)

C_{OUT} and C_{IN} : Considering the effective capacitance de-rated with biased voltage level and size, the C_{OUT} and C_{IN} components need to satisfy the effective capacitance which corresponding to recommended external components.


Typical Operating Characteristics




Output Voltage vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Current Limit vs. Temperature




Current Limit vs. Temperature




Switching Frequency vs. Temperature




Quiescent Current vs. Temperature




Shutdown Current vs. Temperature




Input UVLO Threshold vs. Temperature




Enable Voltage Threshold vs. Temperature




Reference Voltage vs. Temperature




Load Transient Response




Load Transient Response




Load Transient Response




Load Transient Response




Output Ripple Voltage




Output Ripple Voltage




Output Ripple Voltage




Output Ripple Voltage




Power On from EN




Power Off from EN




Power On from VIN




Power Off from VIN




Power On from EN




Power Off from EN




Power On from VIN




Power Off from VIN




Power On from EN




Power Off from EN




Power On from VIN




Power Off from VIN




Power On from EN




Power Off from EN



Power On from VIN



Power Off from VIN



Application Information

The output stage of a synchronous buck converter is composed of an inductor and capacitor, which stores and delivers energy to the load, and forms a second-order low-pass filter to smooth out the switch node voltage to maintain a regulated output voltage.

Inductor Selection

The inductor selection trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (DCR).

A good compromise between size and loss is to choose the peak-to-peak ripple current equals to 20% to 50% of the IC rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determines the inductor value as follows :

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Once an inductor value is chosen, the ripple current (ΔI_L) is calculated to determine the required peak inductor current.

$$\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{1}{2} \Delta I_L$$

$I_{L(PEAK)}$ should not exceed the minimum value of IC's upper current limit level. Besides, the current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

For the selected inductor, the inductor's saturation and thermal rating should meet or greater than the ripple current (ΔI_L). For more conservative, the rating for inductor saturation current must be equal to or greater than switch

current limit of the device rather than the inductor peak current.

For EMI sensitive application, choosing shielding type inductor is preferred.

Input Capacitor Selection

Input capacitance, C_{IN} , is needed to filter the pulsating current at the drain of the high-side power MOSFET. C_{IN} should be sized to do this without causing a large variation in input voltage. The waveform of C_{IN} ripple voltage and ripple current are shown in Figure 4. The peak-to-peak voltage ripple on input capacitor can be estimated as equation below :

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1-D}{C_{IN} \times f_{SW}} + I_{OUT} \times ESR$$

where

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, the ripple which is caused by ESR can be ignored, and the minimum input capacitance can be estimated as equation below :

$$C_{IN_MIN} = I_{OUT_MAX} \times \frac{D(1-D)}{\Delta V_{CIN_MAX} \times f_{SW}}$$

where ΔV_{CIN_MAX} is maximum input ripple voltage.




Figure 4. C_{IN} Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current of :

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worse $I_{RMS} \cong I_{OUT}/2$ at $V_{IN} = 2V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications because of its small size, robustness and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RT5762A/B/C/D/E/F circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pins, with a low inductance connection to the GND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitors of 0.1μF should be placed close to the VIN and GND pin. This capacitor should be 0402 or 0603 in size.

Output Capacitor Selection

The RT5762A/B/C/D/E/F are optimized for ceramic output capacitors and best performance will be obtained by using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on load apply) and soar (overshoot on load release).

Output Ripple

The output voltage ripple at the switching frequency is a function of the inductor current ripple going through the output capacitor's impedance. To derive the output voltage ripple, the output capacitor with capacitance, C_{OUT} , and its equivalent series resistance, R_{ESR} , must be taken into consideration. The output peak-to-peak ripple voltage V_{RIPPLE} , caused by the inductor current ripple ΔI_L , is characterized by two components, which are ESR ripple $V_{RIPPLE(ESR)}$ and capacitive ripple $V_{RIPPLE(C)}$, and can be expressed as below :

$$V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$$

$$V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR}$$

$$V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

If ceramic capacitors are used as the output capacitors, both the components need to be considered due to the extremely low ESR and relatively small capacitance.

Output Transient Undershoot and Overshoot

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT[®] transient response is very quick and output transients are usually small. The following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components : the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formula to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor :

$$V_{ESR_STEP} = \Delta I_{OUT} \times R_{ESR}$$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient

is a function of the on-time and the minimum off-time since the ACOT[®] control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasites) and maximum duty cycle for a given input and output voltage as :

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \text{ and } D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as :

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage :

$$V_{SOAR} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times V_{OUT}}$$

Because some modern digital loads can exhibit nearly instantaneous load changes, the amplitude of the ESR step up or down should be taken into consideration.

Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB, as shown in Figure 5. The output voltage is set according to the following equation :

$$V_{OUT} = 0.6V \times (1 + R_{FB1} / R_{FB2})$$




Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. For output voltage accuracy, use divider resistors with 1% or better tolerance.

EN Pin for Start-Up and Shutdown Operation

For automatic start-up, the EN pin can be connected to the input supply V_{IN} directly. The large built-in hysteresis band makes the EN pin useful for simple delay and timing circuits. The EN pin can be externally connected to V_{IN} by adding a resistor R_{EN} and a capacitor C_{EN} , as shown in Figure 6, to have an additional delay. The time delay can be calculated with the EN's internal threshold, at which switching operation begins.

An external MOSFET can be added for the EN pin to be logic-controlled, as shown in Figure 7. In this case, a pull-up resistor, R_{EN} , is connected between V_{IN} and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent the device being enabled when V_{IN} is smaller than the V_{OUT} target level or some other desired voltage level, a resistive divider (R_{EN1} and R_{EN2}) can be used to externally set the input under-voltage lockout threshold, as shown in Figure 8.




Figure 6. Enable Timing Control




Figure 7. Logic Control for the EN Pin




Figure 8. Resistive Divider for Under-Voltage Lockout Threshold Setting

Power-Good Output

The PG pin is an open-drain power-good indication output and is to be connected to an external voltage source through a pull-up resistor.

The external voltage source can be an external voltage supply below 6V, V_{CC} or the output of the RT5762A/B/C/D/E/F if the output voltage is regulated under 6V. It is recommended to connect a 100k Ω between external voltage source to PG pin.

Feedforward Capacitor (C_{FF})

The RT5762A/B/C/D/E/F is optimized for low duty-cycle applications, and the control loop is stable with low ESR ceramic output capacitors. This optimization makes circuit easily to achieve stability with reasonable output capacitors, but it also narrows the optimization of transient responses of the converter. In higher duty-cycle applications (higher output voltages or lower input voltage), the internal ripple signal will increase in amplitude. Before the ACOT[®] control loop can react to an output voltage fluctuation, the voltage change on the feedback signal must exceed the internal ripple amplitude. Because of the large internal ripple in this condition, the response may become too slow and may show an under-damped response. This can cause some ringing in the output and is especially visible at higher output voltage applications where duty-cycle is high. The feedback network attenuation is large, adding to the delay. As shown in Figure 9, adding a feedforward capacitor (C_{FF}) across the upper feedback resistor is recommended. This increases the damping of the control system.




Figure 9. Feedback Loop with Feedforward Capacitor

Loop stability can be checked by viewing the load transient response. A load step with a speed that exceeds the converter bandwidth must be applied. For ACOT[®], loop bandwidth can be in the order of 100 to 200kHz, so a load step with 500ns maximum rise time ($di/dt \approx 2A/\mu s$) ensures

the excitation frequency is sufficient. It is important that the converter operates in PWM mode, outside the light load efficiency range, and below any current limit threshold. A load transient from 30% to 60% of maximum load is reasonable which is shown in Figure 10.




Figure 10. Example of Measuring the Converter f_{CO} by Fast Load Transient

C_{FF} can be calculated base on below equation :

$$C_{FF} = \frac{1}{2\pi \times f_{co}} \times \sqrt{\frac{1}{R_{FB1}} \times \left(\frac{1}{R_{FB1}} + \frac{1}{R_{FB2}} \right)}$$

The loop bandwidth can be obviously extended by the optimized feedforward capacitor, while the control system is still maintaining an acceptable stability. However, the inappropriate feedforward capacitor might cause the insufficient gain margin or phase margin result in the control system to be instability. Therefore, the feedforward capacitor should be designed in a good compromise between loop bandwidth improvement and acceptable stability.

Note that, after defining the C_{FF} , please also check the load regulation because the feedforward capacitor might inject an offset voltage into V_{OUT} to cause V_{OUT} inaccuracy. If the output voltage is over specification caused by calculated C_{FF} , please decrease the value of feedforward capacitor C_{FF} .

Figure 11. shows the transient performance with and without feedforward capacitor.




Figure 11. Load Transient Response with and without Feedforward Capacitor

Thermal Considerations

In many applications, the RT5762A/B/C/D/E/F does not generate much heat due to its high efficiency and low thermal resistance of its SOT-563 (FC) and UDFN-6L 1.4x1 (FC) packages. However, in applications which the RT5762A/B/C/D/E/F runs at a high ambient temperature and high input voltage or high switching frequency, the generated heat may exceed the maximum junction temperature of the part. The junction temperature should never exceed the absolute maximum junction temperature of the part.

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. If the junction temperature reaches approximately 150°C, the RT5762A/B/C/D/E/F stops switching the power MOSFETs until the temperature cools down by 20°C.

The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA(EFFECTIVE)}$$

where $T_{J(MAX)}$ is the maximum junction temperature of the die. For recommended operating condition specifications, the maximum junction temperature is 150°C. T_A is the ambient temperature, and $\theta_{JA(EFFECTIVE)}$ is the system-level junction to ambient thermal resistance. It can be estimated from thermal modeling or measurements in the system.

The thermal resistance of the device strongly depends on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with thermal vias, stiffeners, and other enhancements can also help reduce thermal resistance.

Experiments in the Richtek thermal lab show that simply set $\theta_{JA(EFFECTIVE)}$ as 110% to 120% of the θ_{JA} is reasonable to obtain the allowed $P_{D(MAX)}$.

As an example, consider the case when the RT5762A/B/C/D/E/F is used in SOT-563 (FC) package applications where $V_{IN} = 5V$, $I_{OUT} = 2A$, $f_{SW} = 1.2MHz$, $V_{OUT} = 1.2V$. The efficiency at 1.2V, 2A is 79.5% by using VCTA25201B-1R5MS6 (1.5μH, 50mΩ DCR) as the inductor and measured at room temperature. The core loss, 10.3mW, can be obtained from its website in this case. In this case, the power dissipation of the RT5762A/B/C/D/E/F is

$$P_{D, RT} = \frac{1-\eta}{\eta} \times P_{OUT} - (I_O^2 \times DCR + P_{CORE}) = 0.374W$$

Considering the $\theta_{JA(EFFECTIVE)}$ is 93.79°C/W by using the RT5762A/B/C/D/E/F evaluation board with 4 layers PCB, all layers with 1 oz. Cu, the junction temperature of the regulator operating in a 25°C ambient temperature is approximately :

$$T_J = 0.374W \times 133.25^\circ C/W + 25^\circ C = 74.83^\circ C$$

Layout Considerations

Follow the PCB layout guidelines for optimal performance of the device.

- ▶ Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path comprising of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible. This practice is essential for high efficiency.
- ▶ Place the input MLCC capacitors as close to the VIN and GND pins as possible. The major MLCC capacitors should be placed on the same layer as the RT5762A/B/C/D/E/F.
- ▶ SW node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW node to prevent stray capacitive noise pickup.
- ▶ Connect feedback network behind the output capacitors. Place the feedback components next to the FB pin.

For better thermal performance, to design a wide and thick plane for GND pin or to add a lot of vias to GND plane.

An examples of PCB layout guide are shown from Figure 12 and Figure 13.




Figure 12. Layout Guide for SOT-563 (FC)






Figure 13. Layout Guide for UDFN-6L 1.4x1 (FC)

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.500	0.600	0.020	0.024
A1	0.000	0.050	0.000	0.002
A3	0.080	0.180	0.003	0.007
b	0.150	0.300	0.006	0.012
D	1.500	1.700	0.059	0.067
E	1.500	1.700	0.059	0.067
E1	1.100	1.300	0.043	0.051
e	0.500		0.020	
L	0.100	0.300	0.004	0.012
L1	0.200	0.400	0.008	0.016

SOT-563 (FC) Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.500	0.600	0.020	0.024
A1	0.000	0.050	0.000	0.002
A3	0.100	0.200	0.004	0.008


Tolerance
±0.050

U-Type 6L DFN 1.4x1 Package (FC)

Footprint Information



Package	Number of Pin	Footprint Dimension (mm)						Tolerance
		P1	A	B	C	D	M	
SOT-563(FC)	6	0.50	2.42	1.02	0.70	0.30	1.30	±0.10



Tolerance
±0.050

UDFN-6L 1.4x1 (FC)

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.