

QUICKSWITCH[®] PRODUCTS HIGH-SPEED CMOS 20-BIT BUS SWITCH WITH FLOW-THRU PINOUT

FEATURES:

- · Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- · Zero propagation delay, zero ground bounce
- · Undershoot clamp diodes on all switch and control inputs
- Available in 48-pin QVSOP package

APPLICATIONS:

- · Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- · Power conservation
- Capacitance reduction and isolation
- Bus isolation
- · Clock gating


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The QS32X861 provides two sets of ten high-speed CMOS TTLcompatible bus switches. The low ON resistance of the QS32X861 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (BEn) signals turn the switches on.

The QS32X861 bus switch is ideal for switching digital buses, as well as for hotplug buffering and 5V to 3V conversion.

The QS32X861 is characterized for operation at -40°C to +85°C.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2011

PIN CONFIGURATION

			$\overline{}$			
NC	С	1		48		Vcc
Ao	Γ	2		47		BE1
A1	П	3		46		Bo
A2	П	4		45		B1
Аз	П	5		44	Þ	B2
A 4	П	6		43		Вз
A 5	Π	7		42		B4
A6	Γ	8		41		B 5
A 7	Γ	9		40		B6
A8	П	10		39		B7
A 9	Γ	11		38		B8
GND	П	12		37		B9
NC	Δ	13		36		Vcc
A10	Π	14		35		BE2
A11	Γ	15		34		B10
A12	Π	16		33		B11
A13	Γ	17		32		B12
A14	П	18		31		B13
A 15	Π	19		30		B14
A16	Π	20		29		B15
A17	Π	21		28		B16
A18	Ц	22		27		B17
A 19	Π	23		26	Þ	B18
GND	Г	24		25	þ	B19

QVSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	–0.5 to +7	V
VTERM ⁽³⁾	DC Switch Voltage Vs	–0.5 to +7	V
VTERM ⁽³⁾	DC Input Voltage VIN	–0.5 to +7	V
VAC	AC Input Voltage (pulse width \leq 20ns)	-3	V
Ιουτ	DC Output Current	120	mA
Рмах	Maximum Power Dissipation (TA = 85°C)	0.5	W
Tstg	Storage Temperature	–65 to +150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, VIN = 0V, VOUT = 0V)

Pins	Тур.	Max. ⁽¹⁾	Unit
Control Pins	3	5	pF
Quickswitch Channels (Switch OFF)	5	7	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A0 - A19	I/O	Bus A
B0 - B19	I/O	Bus B
BEn I		Bus Enable

FUNCTION TABLE(1)

BE1	BE2	A0 - A9	A10 - A19	Function
L	L	B0 - B9	B10 - B19	Connect
L	Н	B0 - B9	Z	Connect
Н	L	Z	B10 - B19	Connect
Н	Н	Z	Z	Disconnect

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40 °C to +85 °C, Vcc = $5.0V \pm 5\%$


Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW for Control Pins	_	—	0.8	V
lin	Input LeakageCurrent (Control Inputs)	$0V \le VIN \le VCC$	_	±0.01	±1	μA
loz	Off-State Output Current (Hi-Z)	$0V \le VOUT \le VCC$, Switches OFF	_	±0.01	±1	μA
Ron	Switch ON Resistance	Vcc = Min., VIN = 0V, ION = 30mA	—	5	7	Ω
		Vcc = Min., VIN = 2.4V, ION =15mA	_	10	15	
VP	Pass Voltage ⁽²⁾	VCC = 5V, IOUT = $-5\mu A$	3.7	4	4.2	V

NOTES:

1. Typical values are at Vcc = 5.0V, TA = 25°C.

2. Pass Voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



(Volts)

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽²⁾	Max.	Unit
lccq	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc, f = 0	0.2	6	μA
Δ lcc	Power Supply Current per Control Input HIGH ⁽³⁾	Vcc = Max., VIN = 3.4V, f = 0	_	2.5	mA
ICCD	Dynamic Power Supply Current per MHz ⁽⁴⁾	Vcc = Max., A and B pins open	—	0.25	mA/MHz
		BEn Control Input Toggling at 50% Duty Cycle			

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

2. Typical values are at Vcc = 5.0V, 25°C ambient.

3. Per TLL driven input (VIN = 3.4V, control inputs only). A and B pins do not contribute to ∆lcc.

4. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B pins generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

 $T_A = -40^{\circ}C$ to +85°C, Vcc = 5.0V ± 5%;

CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Тур.	Max.	Unit
tPLH	Data Propagation Delay ^(2,3)	—	0.25	—	ns
t PHL	An to/from Bn				
tРZH	Switch Turn-on Delay	1.5	—	6.5	ns
tPZL	BEn to An/Bn				
tPHZ	Switch Turn-off Delay ⁽²⁾	1.5	—	5.5	ns
tPLZ	BEn to An/Bn				


NOTES:

1. Minimums are guaranteed but not production tested.

2. This parameter is guaranteed but not production tested.

^{3.} The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/