





# 5A, 18V, 650kHz, ACOT® Synchronous Step-Down Converter

## **General Description**

The RT7235/36/39/40 is a synchronous step-down DC/ DC converter with Advanced Constant On-Time (ACOT®) mode control. It achieves high power density to deliver up to 5A output current from a 4.5V to 18V input supply. The proprietary ACOT® mode offers an optimal transient response over a wide range of loads and all kinds of ceramic capacitors, which allows the device to adopt very low ESR output capacitor for ensuring performance stabilization. In addition, RT7235/36/39/40 keeps an excellent constant switching frequency under line and load variation and the integrated synchronous power switches with the ACOT® mode operation provides high efficiency in whole output current load range. Cycle-by-cycle current limit provides an accurate protection by detection of low-side MOSFET and external soft-start setting eliminates input current surge during startup. Protection functions include thermal shutdown for RT7235/36/39/40, output under-voltage protection (UVP) / over-voltage protection (OVP) for RT7235/36. When the UVP/OVP is triggered, the device will enter latch mode for TSSOP-14 (Exposed Pad), and hiccup mode for WDFN-10L 3x3.

The RT7235/36 are available in TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 packages, and the RT7235 is operated in forced continuous conduction mode.

The RT7239/40 are available in the SOP-8 (Exposed Pad) package, and the RT7239 is operated in forced continuous conduction mode.


### **Features**

- ACOT® Mode Enables Fast Transient Response
- 4.5V to 18V Input Voltage Range
- 5A Output Current
- ullet 35m $\Omega$  Internal Low Site N-MOSFET
- Advanced Constant On-Time Control
- Support All Ceramic Capacitors
- Up to 95% Efficiency
- 650kHz Switching Frequency at all Load Current (RT7235, RT7239)
- Discontinuous Operating Mode at Light Load (RT7236, RT7240)
- Adjustable Output Voltage from 0.765V to 8V
- Adjustable Soft-Start
- Cycle-by-Cycle Current Limit
- Output Over- and Under-voltage Shut Down (RT7235, RT7236)
- Input Under Voltage Lockout
- Thermal Shutdown
- RoHS Compliant and Halogen Free

## **Applications**

- Industrial and Commercial Low Power Systems
- Computer Peripherals
- LCD Monitors and TVs
- Green Electronics/Appliances
- Point of Load Regulation for High-Performance DSPs, FPGAs, and ASICs

# **Simplified Application Circuit**



VS pin for TSSOP-14 (Exposed Pad) only.

GND pin for TSSOP-14 (Exposed Pad) only.


PGOOD pin for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only.


Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



## **Ordering Information**


### **Continuous Switching Mode**






G: Green (Halogen Free and Pb Free)

# **Marking Information**



### **Discontinuous Operating Mode**



#### Note:

Richtek products are:


- > RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

### RT7236GCP



RT7236GCP: Product Number

YMDNN: Date Code




1M=: Product Code YMDNN: Date Code




RT7240GSP: Product Number

YMDNN: Date Code

# **Pin Configurations**






**PGOOD** 

(TOP VIEW)

WDFN-10L 3x3



SOP-8 (Exposed Pad)

www.richtek.com




# **Functional Pin Description**

| Pin No.                   |                     | -                      |          |  |
|---------------------------|---------------------|------------------------|----------|--|
| TSSOP-14<br>(Exposed Pad) | WDFN-10L 3x3        | SOP-8<br>(Exposed Pad) | Pin Name | Pin Function   |
| 1                         |                     |                        | VS       | Output voltage sense input.  |
| 2                         | 2                   | 2                      | FB       | Feedback voltage input. It is used to regulate the output of the converter to a set value via an external resistive voltage divider. The feedback threshold voltage is 0.765V typically. |
| 3                         | 3                   | 3                      | VREG5    | Internal regulator output. Connect a $1\mu F$ capacitor to GND to stabilize output voltage.  |
| 4                         | 4                   | 4                      | SS       | Soft-start time setting. Connect an external capacitor between this pin and GND to set the soft- start time.   |
| 5                         |                     | -                      | GND      | Analog ground.   |
| 6                         | 5                   |                        | PGOOD    | Open drain power good indicator output.  |
| 7                         | 1                   | 1                      | EN       | Enable control input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than $10\mu A$ .                              |
| 8, 9, 15<br>(Exposed pad) | 11<br>(Exposed pad) | 5, 9<br>(Exposed Pad)  | PGND     | Power ground. The exposed pad must be soldered to a large PCB and connected to PGND for maximum power dissipation.   |
| 10, 11                    | 6, 7                | 6                      | SW       | Switch node. Connect this pin to an external L-C filter.   |
| 12                        | 8                   | 7                      | воот     | Bootstrap supply for high-side gate driver. Connect a 0.1μF capacitor between the BOOT and SW pin.   |
| 13                        | 9, 10               | 8                      | VIN      | Power input. The input voltage range is from 4.5V to 18V. Must bypass with a suitably large ( $\geq 10 \mu F \times 2$ ) ceramic capacitor.  |
| 14                        |                     |                        | VCC      | Supply voltage input for internal linear regulator to the control circuitry.   |



### **Function Block Diagram**



\*: VCC pin for TSSOP-14 (Exposed Pad) only. GND pin for TSSOP-14 (Exposed Pad) only. VS pin for TSSOP-14 (Exposed Pad) only.

PGOOD pin for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only.

## Operation

The RT7235/36/39/40 is a synchronous step-down converter with advanced constant on-time control mode. Using the ACOT® control mode can reduce the output capacitance and provide fast transient response. It can minimize the component size without additional external compensation network.

### **Power Good**

### (for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only)

After soft-start is finished, the power good function will be activated. When the FB is activated, the PGOOD will become an open-drain output. If the FB is below, the PGOOD pin will be pulled low.

### Internal Regulator

The regulator provides 5V power to supply the internal control circuit. Connecting a 1µF ceramic capacitor for decoupling and stability is required.

### Soft-Start

In order to prevent the converter output voltage from overshooting during the startup period, the soft-start function is necessary. The soft-start time is adjustable and can be set by an external capacitor.

#### **Current Limit**

The RT7235/36/39/40 current limit is cycle-by-cycle measuring the inductor current through the synchronous rectifier during the off-time while the inductor current ramps down. The current is determined by measuring the voltage between source and drain of the synchronous rectifier, adding temperature compensation for greater accuracy. If the current exceeds the current limit (I<sub>LIM</sub>) once minimum off-time end, the on-time one-shot is inhibited until the inductor current ramps down below the current limit with an additional wide hysteresis band (I<sub>HYS)</sub> of about 0.6A to 1A. This arrangement prevents the average output current from greatly exceeding the guaranteed current limit value, as typically occurs with other valley-type current limits. If the output current exceeds the available inductor current (controlled by the current limit mechanism), the output voltage will drop. Once the output voltage drops below the output under-voltage protection level, the device will enter latch mode for TSSOP- 14 (Exposed Pad), and hiccup mode for WDFN-10L 3x3.



### **UVLO Protection**

To protect the chip from operating at insufficient supply voltage, the UVLO is needed. When the input voltage of VCC is lower than the UVLO falling threshold voltage, the device will be latch-off.

## **Output Discharge Control** (for TSSOP-14 (Exposed Pad) only)

When EN pin is low, the RT7235/36 will discharge the output with an internal  $50\Omega$  MOSFET connected between  $V_{\text{OUT}}$  to GND pin.

### **Thermal Shutdown**

When the junction temperature exceeds the OTP threshold value, the IC will shut down the switching operation. Once the junction temperature cools down and is lower than the OTP lower threshold, the converter will automatically resume switching



# Absolute Maximum Ratings (Note 1)

| Supply Voltage, VIN, VCC  | –0.3V to 20V                     |
|---|----------------------------------|
| Switch Voltage, SW  | 0.8V to (V <sub>IN</sub> + 0.3V) |
| < 10ns  | –5V to 25V                       |
| • BOOT to SW  | –0.3V to 6V                      |
| • EN  | –0.3V to 20V                     |
| • Other Pins  | –0.3V to 6V                      |
| <ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul> |                                  |
| TSSOP-14 (Exposed Pad)  | 2.50W                            |
| WDFN-10L 3x3  | 1.67W                            |
| SOP-8 (Exposed Pad)   | 2.174W                           |
| Package Thermal Resistance (Note 2)   |                                  |
| TSSOP-14 (Exposed Pad), $\theta_{JA}$                                       | 40°C/W                           |
| WDFN-10L 3x3, $\theta_{JA}$   | 60°C/W                           |
| WDFN-10L 3x3, $\theta_{JC}$   | 7.5°C/W                          |
| SOP-8 (Exposed Pad), $\theta_{JA}$  | 46°C/W                           |
| SOP-8 (Exposed Pad), $\theta_{JC}$  | 7°C/W                            |
| Junction Temperature Range  | 150°C                            |
| • Lead Temperature (Soldering, 10 sec.)                                     | 260°C                            |
| Storage Temperature Range   | –65°C to 150°C                   |
| Recommended Operating Conditions (Note 3)                                   |                                  |
| Supply Voltage, VIN   | 4 5V to 18V                      |
| Junction Temperature Range  |                                  |
|   |                                  |

### **Electrical Characteristics**

 $(V_{IN} = 12V, T_A = 25^{\circ}C, unless otherwise specified)$ 

| Parameter                   |                | Symbol            | Test Conditions                                 | Min   | Тур   | Max   | Unit |
|-----------------------------|----------------|-------------------|---|-------|-------|-------|------|
| Supply Current              | Supply Current |                   |   |       |       |       |      |
| Shutdown Current            |                | I <sub>SHDN</sub> | V <sub>EN</sub> = 0V                            |       | 1     | 10    | μΑ   |
| Quiescent Current           | t              | IQ                | V <sub>EN</sub> = 5V, V <sub>FB</sub> = 0.8V    |       | 1     | 1.3   | mΑ   |
| Logic Threshold             |                |                   |   |       |       |       |      |
| EN Input Voltage            | Logic-High     |                   |   | 1     | 1.15  | 1.25  | V    |
| EN Input Voltage            | Logic-Low      |                   |   | 0.85  | 0.94  | 1.15  | V    |
| V <sub>FB</sub> Voltage and | Discharge R    | esistance         |   |       |       |       |      |
| Foodbook Throobs            | old Voltago    | \/                | T <sub>A</sub> = 25°C                           | 0.757 | 0.765 | 0.773 | V    |
| Feedback Thresho            | old voltage    | $V_{FB}$          | $T_A = -40$ °C to 85°C                          | 0.755 |       | 0.775 | V    |
| Feedback Input Current      |                | I <sub>FB</sub>   | V <sub>FB</sub> = 0.8V                          |       | 0.01  | 0.1   | μΑ   |
| VOUT Discharge Resistance   |                | Rdis              | $V_{EN} = 0V, V_{S} = 0.5V$                     |       | 50    | 100   | Ω    |
| V <sub>REG5</sub> Output    |                |                   |   |       |       |       |      |
| VREG5 Output Volt           | tage           | VREG5             | $6V \le V_{IN} \le 18V$ , $0 < I_{VREG5} < 5mA$ | 4.8   | 5.1   | 5.4   | V    |

• Ambient Temperature Range ----- --- -40°C to 85°C



| Parar                | neter  | Symbol                 | Test Conditions   | Min  | Тур                   | Max  | Unit |
|----------------------|--|------------------------|---|------|-----------------------|------|------|
| Line Regulation      |  |                        | 6V ≤ V <sub>IN</sub> ≤ 18V, I <sub>VREG5</sub> = 5mA                |      |                       | 20   | mV   |
| Load Regulation      | n  |                        | 0 < Ivreg5 < 5mA  |      |                       | 100  | mV   |
| Output Current       |  | I <sub>VREG5</sub>     | V <sub>IN</sub> = 6V, V <sub>REG5</sub> = 4V, T <sub>A</sub> = 25°C |      | 70                    |      | mA   |
| Oscillation Freq     | uency  | fosc                   |   | 540  | 650                   | 760  | kHz  |
| R <sub>DS(ON)</sub>  |  |                        |   | •    | •                     |      |      |
| Switch On            | High-Side  | R <sub>DS(ON)</sub> _H | $(V_{BOOT} - V_{SW}) = 5.5V$  |      | 120                   |      | 0    |
| Resistance           | Low-Side   | R <sub>DS(ON)_L</sub>  |   |      | 35                    |      | mΩ   |
| <b>Current Limit</b> |  | •                      |   | •    |                       |      | •    |
| Current Limit        |  | ILIM                   |   | 5.9  | 6.85                  | 7.8  | Α    |
| Thermal Shutd        | lown   |                        |   | -    |                       |      |      |
| Thermal Shutdo       | own Threshold                                    | T <sub>SD</sub>        | Shutdown Temperature  |      | 150                   |      | °C   |
| Thermal Shutdo       | own Hysteresis                                   | $\DeltaT_{SD}$         |   |      | 20                    |      |      |
| On-Time Time         | r Control  |                        |   |      |                       |      |      |
| On-Time              |  | toN                    | V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.05V                     |      | 135                   |      | ns   |
| Minimum On-Ti        | me   | ton(MIN)               | Note 5  |      | 55                    | 80   | ns   |
| Minimum Off-Ti       | me   | toff(MIN)              | $V_{FB} = 0.7V$   |      | 260                   | 310  | ns   |
| Soft-Start           |  |                        |   |      |                       |      |      |
| SS Charge Cur        | rent   |                        | $V_{SS} = 0V$   |      | 6                     |      | μА   |
| SS Discharge C       | Current  |                        | V <sub>SS</sub> = 0.5V  | 0.1  | 0.2                   |      | mA   |
| UVLO                 |  |                        |   | -    |                       |      |      |
| UVLO Threshold       |  |                        | Wake Up V <sub>REG5</sub>   | 3.6  | 3.85                  | 4.1  |      |
| Hysteresis           |  |                        |   | 0.16 | 0.35                  | 0.47 | V    |
| Power Good           |  |                        |   | -    |                       |      |      |
| DCCCD Three          | -  |                        | V <sub>FB</sub> Rising  | 85   | 90                    | 95   | 0/   |
| PGOOD Thresh         | 1010   |                        | V <sub>FB</sub> Falling   |      | 85                    |      | %    |
| PGOOD Sink C         | urrent   |                        | PGOOD = 0.5V  | 2.5  | 5                     |      | mA   |
| Output Under-        | Output Under-Voltage and Over-Voltage Protection |                        |   |      |                       |      |      |
| OVP Trip Thres       | hold   |                        | OVP Detect  | 115  | 120                   | 125  | %    |
| OVP Prop Delay       |  |                        |   |      | 5                     |      | μS   |
| UVP Trip Threshold   |  |                        |   | 65   | 70                    | 75   | 0/   |
| UVP Hysteresis       |  |                        |   |      | 10                    |      | %    |
| UVP Prop Dela        | у  |                        |   |      | 250                   |      | μS   |
| UVP Enable De        | elay   | tuvpen                 | Relative to Soft-Start Time   |      | t <sub>SS</sub> x 1.7 |      | ms   |

# RT7235/36/39/40




- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25$ °C on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precautions are recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.

8



# **Typical Application Circuit**



\*: VCC pin for TSSOP-14 (Exposed Pad) only.

VS pin for TSSOP-14 (Exposed Pad) only.

GND pin for TSSOP-14 (Exposed Pad) only.


PGOOD pin for TSSOP-14 (Exposed Pad) and WDFN-10L 3x3 only.


Table 1. Suggested Component Values (V<sub>IN</sub> = 12V)


| V <sub>OUT</sub> (V) | <b>R1 (k</b> Ω) | <b>R2 (k</b> Ω) | C3 (pF) | <b>L1 (</b> μ <b>H)</b> | <b>C7 (</b> μ <b>F</b> ) |
|----------------------|-----------------|-----------------|---------|-------------------------|--------------------------|
| 1                    | 6.81            | 22.1            |         | 1                       | 22 to 68                 |
| 1.05                 | 8.25            | 22.1            |         | 1                       | 22 to 68                 |
| 1.2                  | 12.7            | 22.1            |         | 1                       | 22 to 68                 |
| 1.5                  | 21              | 22.1            |         | 1                       | 22 to 68                 |
| 1.8                  | 30.1            | 22.1            | 5 to 22 | 1.5                     | 22 to 68                 |
| 2.5                  | 49.9            | 22.1            | 5 to 22 | 2.2                     | 22 to 68                 |
| 3.3                  | 73.2            | 22.1            | 5 to 22 | 2.2                     | 22 to 68                 |
| 5                    | 124             | 22.1            | 5 to 22 | 3.3                     | 22 to 68                 |
| 7                    | 180             | 22.1            | 5 to 22 | 3.3                     | 22 to 68                 |





# **Typical Operating Characteristics**


















Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





















Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




















Copyright ©2022 Richtek Technology Corporation. All rights reserved.

**RICHTEK** is a registered trademark of Richtek Technology Corporation.









## **Application Information**

The RT7235/36/39/40 is a synchronous high voltage Buck converter that can support the input voltage range from 4.5V to 18V and the output current up to 5A. It adopts ACOT® mode control to provide a very fast transient response with few external compensation components.

### **PWM Operation**

It is suitable for low external component count configuration with appropriate amount of Equivalent Series Resistance (ESR) capacitors at the output. The output ripple valley voltage is monitored at a feedback point voltage. The synchronous high-side MOSFET is turned on at the beginning of each cycle. After the internal on-time expires, the MOSFET is turned off. The pulse width of this on-time is determined by the converter's input and output voltages to keep the frequency fairly constant over the entire input voltage range.

### **Advanced Constant On-Time Control**

The RT7235/36/39/40 has a unique circuit which sets the on-time by monitoring the input voltage and SW signal. The circuit ensures the switching frequency operating at 650kHz over input voltage range and loading range.

### **Soft-Start**

The RT7235/36/39/40 contains an external soft-start clamp that gradually raises the output voltage. The soft-start timing can be programmed by the external capacitor between the SS and GND pins. The chip provides a  $6\mu A$ charge current for the external capacitor. If a 3.9nF capacitor is used, the soft-start will be 0.5ms (typ.). The available capacitance range is from 2.7nF to 220nF.

$$t_{SS} \text{ (ms)} = \frac{C5 \text{ (nF)} \times 0.765}{I_{SS} (\mu A)}$$

### **Chip Enable Operation**

The EN pin is the chip enable input. Pulling the EN pin low (<0.85V) will shut down the device. During shutdown mode, the RT7235/36/39/40's quiescent current drops to lower than 10μA. Driving the EN pin high (>1.25V, <18V) will turn on the device again. For external timing control, the EN pin can also be externally pulled high by adding a R<sub>EN</sub> resistor and C<sub>EN</sub> capacitor from the VIN pin (see Figure 1).




Figure 1. External Timing Control

An external MOSFET can be added to implement digital control on the EN pin when no system voltage above 2V is available, as shown in Figure 2. In this case, a  $100k\Omega$ pull-up resistor,  $R_{\text{EN}}$ , is connected between the  $V_{\text{IN}}$  and EN pins. MOSFET Q1 will be under logic control to pull down the EN pin.




Figure 2. Digital Enable Control Circuit

To prevent enabling circuit when V<sub>IN</sub> is smaller than the V<sub>OUT</sub> target value, a resistive voltage divider can be placed between the input voltage and ground and connected to the EN pin to adjust IC lockout threshold, as shown in Figure 3. For example, if an 8V output voltage is regulated from a 12V input voltage, the resistor R<sub>EN2</sub> can be selected to set input lockout threshold larger than 8V.




Figure 3. Resistor Divider for Lockout Threshold Setting



### **Output Voltage Setting**

The resistive divider allows the FB pin to sense the output voltage as shown in Figure 4.




Figure 4. Output Voltage Setting

The output voltage is set by an external resistive divider according to the following equation. It is recommended to use 1% tolerance or better divider resistors.

$$V_{OUT} = 0.765 \times (1 + \frac{R1}{R2})$$

### **Under Voltage Lockout Protection**

The RT7235/36/39/40 has Under Voltage Lockout Protection (UVLO) that monitors the voltage of PVCC pin. When the V<sub>PVCC</sub> voltage is lower than UVLO threshold voltage, the RT7235/36/39/40 will be turned off in this state. This is non-latch protection.

### **Over-Temperature Protection**

The RT7235/36/39/40 equips an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 20°C the main converter will resume operation. To keep operating at maximum, the junction temperature should be prevented from rising above 150°C.

### **Inductor Selection**

The inductor value and operating frequency determine the ripple current according to a specific input and an output voltage. The ripple current  $\Delta I_{L}$  increases with higher  $V_{IN}$ and decreases with higher inductance.

$$\Delta I_{L} = \left[ \frac{V_{OUT}}{f \times L} \right] \times \left[ 1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can achieve highest efficiency operation. However, it requires a large inductor to achieve this goal. For the ripple current selection, the value of  $\Delta I_L = 0.2(I_{MAX})$  will be a reasonable starting point. The largest ripple current occurs at the highest V<sub>IN</sub>. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation:

$$L = \left[ \frac{V_{OUT}}{f \times \Delta I_{L(MAX)}} \right] \times \left[ 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right]$$

### Input and Output Capacitors Selection

The input capacitance, C<sub>IN</sub>, is needed to filter the trapezoidal current at the source of the high-side MOSFET. A low ESR input capacitor with larger ripple current rating should be used for the maximum RMS current. The RMS current is given by:

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT} / 2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. For the input capacitor, two  $10\mu F$  and  $0.1\mu F$  low ESR ceramic capacitors are recommended.

The selection of C<sub>OUT</sub> is determined by the required ESR to minimize voltage ripple.

Moreover, the amount of bulk capacitance is also a key for C<sub>OUT</sub> selection to ensure that the control loop is stable. The output ripple,  $\Delta V_{OUT}$ , is determined by :

$$\Delta V_{OUT} \le \Delta I_L \left[ ESR + \frac{1}{8fC_{OUT}} \right]$$

The output ripple will be highest at the maximum input voltage since ΔI<sub>L</sub> increases with input voltage. Multiple capacitors placed in parallel may need to meet the ESR and RMS current handling requirements.

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must



be taken when these capacitors are used at input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V<sub>IN</sub>. A sudden inrush of current through the long wires can potentially cause a voltage spike at V<sub>IN</sub> large enough to damage the part.

### **External Bootstrap Diode**

Connect a 0.1µF low ESR ceramic capacitor between the BOOT and SW pins. This capacitor provides the gate driver voltage for the high-side MOSFET. It is recommended to add an external bootstrap diode between an external 5V and the BOOT pin for efficiency improvement when input voltage is lower than 5.5V or duty ratio is higher than 65%. The bootstrap diode can be a low cost one such as 1N4148 or BAT54. The external 5V can be a 5V fixed input from system or a 5V output of the RT7235/36/39/40. Note that the external boot voltage must be lower than 5.5V




Figure 5. External Bootstrap Diode

### **PVCC Capacitor Selection**

Decouple with a 1µF ceramic capacitor. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.

### **Over-Current Protection**

When the output shorts to ground, the inductor current decays very slowly during a single switching cycle. An over current detector is used to monitor inductor current to prevent current runaway. The over current detector monitors the voltage between SW and GND during the low-side MOS turn-on state. This is cycle-by-cycle protection.

### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For TSSOP-14 (Exposed Pad) package, the thermal resistance, θ<sub>JA</sub>, is 40°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-10L 3x3 package, the thermal resistance,  $\theta_{JA}$ , is 60°C/W on a standard JEDEC 51-7 four-layer thermal test board. For SOP-8 (Exposed Pad) package, the thermal resistance,  $\theta_{JA}$ , is 46°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated by the following formulas:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (40^{\circ}C/W) = 2.50W \text{ for}$ TSSOP-14 (Exposed Pad) package

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (60^{\circ}C/W) = 1.67W$  for WDFN-10L 3x3 package

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (46^{\circ}C/W) = 2.174W \text{ for}$ SOP-8 (Exposed Pad) package

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 6 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.

DS7235/36/39/40-11 July 2022

Place the feedback components

FB [

SS E

EN [

PVCC [

GND [

PGOOD [

2

3

4

5

6

as close to the FB as possible

for better regulation.




Figure 6. Derating Curve of Maximum Power Dissipation

**PGND** 

PGND

14

13

12

11

10

9


Wide and short trace. Keep sensitive

components away from this trace.


# **Layout Consideration**

Follow the PCB layout guidelines for optimal performance of the RT7235/36/39/40

- Keep the traces of the main current paths as short and wide as possible.
- > Put the input capacitor as close as possible to the device pins (VIN and GND).
- > SW node is with high frequency voltage swing and should be kept at small area. Keep sensitive components away from the SW node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors. Keep the loop area small. Place the feedback components near the RT7235/36/39/40 FB pin.
- The GND and Exposed Pad should be connected to a strong ground plane for heat sinking and noise protection.




(a). For TSSOP-14 (Exposed Pad) Package



SW should be connected to inductor by Wide and short trace. Keep sensitive components away from this trace.

### (b). For WDFN-10L 3x3 Package




(c). For SOP-8 (Exposed) Package

Figure 7. PCB Layout Guide

Copyright ©2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




## **Outline Dimension**



| Symbol | Dimensions I | n Millimeters | Dimensions In Inches |       |  |
|--------|--------------|---------------|----------------------|-------|--|
|        | Min          | Max           | Min                  | Max   |  |
| Α      | 1.000        | 1.200         | 0.039                | 0.047 |  |
| A1     | 0.000        | 0.150         | 0.000                | 0.006 |  |
| A2     | 0.800        | 1.050         | 0.031                | 0.041 |  |
| b      | 0.190        | 0.300         | 0.007                | 0.012 |  |
| D      | 4.900        | 5.100         | 0.193                | 0.201 |  |
| е      | 0.6          | 550           | 0.026                |       |  |
| Е      | 6.300        | 6.500         | 0.248                | 0.256 |  |
| E1     | 4.300        | 4.500         | 0.169                | 0.177 |  |
| L      | 0.450        | 0.750         | 0.018                | 0.030 |  |
| U      | 1.900        | 2.900         | 0.075                | 0.114 |  |
| V      | 1.600        | 2.600         | 0.063                | 0.102 |  |

14-Lead TSSOP (Exposed Pad) Plastic Package






Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

| Cymbal | Dimensions | In Millimeters | Dimensions In Inches |       |  |
|--------|------------|----------------|----------------------|-------|--|
| Symbol | Min        | Max            | Min                  | Max   |  |
| Α      | 0.700      | 0.800          | 0.028                | 0.031 |  |
| A1     | 0.000      | 0.050          | 0.000                | 0.002 |  |
| A3     | 0.175      | 0.250          | 0.007                | 0.010 |  |
| b      | 0.180      | 0.300          | 0.007                | 0.012 |  |
| D      | 2.950      | 3.050          | 0.116                | 0.120 |  |
| D2     | 2.300      | 2.650          | 0.091                | 0.104 |  |
| Е      | 2.950      | 3.050          | 0.116                | 0.120 |  |
| E2     | 1.500      | 1.750          | 0.059                | 0.069 |  |
| е      | 0.500      |                | 0.0                  | )20   |  |
| L      | 0.350      | 0.450          | 0.014                | 0.018 |  |

W-Type 10L DFN 3x3 Package



| Combal   |        | Dimensions I | n Millimeters | Dimensions In Inches |       |
|----------|--------|--------------|---------------|----------------------|-------|
| Symb     | Symbol |              | Max           | Min                  | Max   |
| Α        | А      |              | 5.004         | 0.189                | 0.197 |
| В        |        | 3.810        | 4.000         | 0.150                | 0.157 |
| С        |        | 1.346        | 1.753         | 0.053                | 0.069 |
| D        |        | 0.330        | 0.510         | 0.013                | 0.020 |
| F        |        | 1.194        | 1.346         | 0.047                | 0.053 |
| Н        |        | 0.170        | 0.254         | 0.007                | 0.010 |
| I        |        | 0.000        | 0.152         | 0.000                | 0.006 |
| J        |        | 5.791        | 6.200         | 0.228                | 0.244 |
| М        |        | 0.406        | 1.270         | 0.016                | 0.050 |
| Ontion 1 | Χ      | 2.000        | 2.300         | 0.079                | 0.091 |
| Option 1 | Υ      | 2.000        | 2.300         | 0.079                | 0.091 |
| Option 2 | Χ      | 2.100        | 2.500         | 0.083                | 0.098 |
| Option 2 | Υ      | 3.000        | 3.500         | 0.118                | 0.138 |

8-Lead SOP (Exposed Pad) Plastic Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.