PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

DATA SHEET

GENERAL DESCRIPTION

The 874003DI-02 is a high performance Dif-ferential-to-LVDS Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874003DI-02 has a bandwidth of 3MHz. The 3MHz provides an intermediate bandwidth that can easily track triangular spread profiles, while providing good jitter attenuation. The 874003DI-02 uses IDT's 3rd Generation FemtoClock™ PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

- Three differential LVDS output pairs
- · One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 320MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 30ps (maximum)
- Supports PCI-Express Spread-Spectrum Clocking
- · 3MHz PLL loop bandwidth
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


FEATURES

F SEL[2:0] FUNCTION TABLE

Inputs			Outputs		
F_SEL2	F_SEL1	F_SEL0	QA0, nQA0:QA1, nQA1	QB0, nQB0	
0	0	0	÷2 (default)	÷2 (default)	
1	0	0	÷5	÷2	
0	1	0	÷4	÷2	
1	1	0	÷2	÷4	
0	0	1	÷2	÷5	
1	0	1	÷5	÷4	
0	1	1	÷4	÷5	
1	1	1	÷4	÷4	

BLOCK DIAGRAM

PIN ASSIGNMENT



874003DI-02 20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body G Package

Top View






TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 20	QA1, nQA1	Output		Differential output pair. LVDS interface levels.
2, 19	V _{DDO}	Power		Output supply pins.
3, 4	QA0, nQA0	Output		Differential output pair. LVDS interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low and the inverted outputs (nQx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6, 9, 16	F_SEL0, F_SEL1, F_SEL2	Input	Pulldown	Frequency select pin for QAx/nQAx and QB0/nQB0 outputs. LVCMOS/LVTTL interface levels.
7	nc	Unused		No connect.
8	V _{DDA}	Power		Analog supply pin.
10	V _{DD}	Power		Core supply pin.
11	OEA	Input	Pullup	Output enable pin for QA pins. When HIGH, the QAx/nQAx outputs are active. When LOW, the QAx/nQAx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
12	CLK	Input	Pulldown	Non-inverting differential clock input.
13	nCLK	Input	Pullup	Inverting differential clock input.
14	GND	Power		Power supply ground.
15	OEB	Input	Pullup	Output enable pin for QB0 pins. When HIGH, the QB0/nQB0 outputs are active. When LOW, the QB0/nQB0 outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
17, 18	nQB0, QB0	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3A. OEA OUTPUT ENABLE FUNCTION TABLE

Inputs	Outputs	
OEA	QA0/nQA0, QA1/nQA1	
0	High Impedance	
1	Enabled	

TABLE 3B. OEB OUTPUT ENABLE FUNCTION TABLE

Inputs	Outputs
OEB	QB0/nQB0
0	High Impedance
1	Enabled



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{DD} -0.5 V to V_{DD} + 0.5 V

Outputs, V_{o} -0.5V to V_{dd} + 0.5V

Package Thermal Impedance, θ, 73.2°C/W (0 Ifpm)

Storage Temperature, T_{stg} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.15	3.3	V _{DD}	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
l _{DD}	Power Supply Current				80	mA
DDA	Analog Supply Current				15	mA
DDO	Output Supply Current				75	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
		OEA, OEB	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IH}	Input High Current	F_SEL0, F_SEL1 F_SEL2, MR	V _{DD} = V _{IN} = 3.465V			150	μΑ
		OEA, OEB	$V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ
I	Input Low Current	F_SEL0, F_SEL1 F_SEL2, MR	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
IH		nCLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$	5			μΑ
	Input Low Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
I _{IL}		nCLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$	-150			μΑ
V	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V _{DD} - 0.85	٧

NOTE 1: V should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{H} .



Table 4D. LVDS DC Characteristics, $V_{_{DD}} = V_{_{DD0}} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage		275	375	485	mV
$\Delta V_{_{\mathrm{OD}}}$	V _∞ Magnitude Change				50	mV
V _{os}	Offset Voltage		1.2	1.35	1.5	V
ΔV _{os}	V _{os} Magnitude Change				50	mV

Table 5. AC Characteristics, $V_{\text{dd}} = V_{\text{ddo}} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency			98		320	MHz
tjit(cc)	Cycle-to-Cycle Jitter, NOTE 1, 3					30	ps
tsk(o)	Output Skew; NOTE 2					185	ps
tsk(b)	Bank Skew; NOTE 1, 4	Bank A				65	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	250		700	ps
odc	Output Duty Cycle			47		53	%

T, Ambient Temperature applied using forced air flow.

NOTE 4: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: These parameters are guaranteed by characterization. Not tested in production.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the differential cross points.




PARAMETER MEASUREMENT INFORMATION






3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






CYCLE-TO-CYCLE JITTER


OUTPUT SKEW






BANK SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





OUTPUT RISE/FALL TIME

DIFFERENTIAL OUTPUT VOLTAGE SETUP

OFFSET VOLTAGE SETUP



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 874003DI-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\tiny DD}$, $V_{\tiny DDA}$, and $V_{\tiny DDO}$ should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic $V_{\tiny DDA}$ pin and also shows that $V_{\tiny DDA}$ requires that an additional10 Ω resistor along with a 10µF bypass capacitor be connected to the $V_{\tiny DDA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_D/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\tiny DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please

consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER LVHSTL DRIVER




FIGURE 3C. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3E. CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3B. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3F. CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS: LVDS OUTPUTS

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.

LVDS DRIVER TERMINATION

A general LVDS inteface is shown in *Figure 4*. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the receiver

input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



SCHEMATIC EXAMPLE

Figure 5 shows an example of 874003DI-02 application schematic. In this example, the device is operated at $V_{_{DD}} = V_{_{DDD}} = 3.3V$. The decoupling capacitors should be located as close as possible to

the power pin. The input is driven by a 3.3V LVPECL driver. Two examples of LVDS terminations are shown in this schematic.




FIGURE 5. 874003DI-02 SCHEMATIC EXAMPLE



Power Considerations

This section provides information on power dissipation and junction temperature for the 874003DI-02.

Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 874003DI-02 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{pp} = 3.3V + 5\% = 3.465V$, which gives worst case results.

- Power (core)_{MAX} = V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.465V * (80mA + 15mA) = **329.175mW**
- Power (outputs)_{MAX} = V_{DDO,MAX} * I_{DDO,MAX} = 3.465V * 75mA = 259.87mW
 Total Power_{MAX} = 329.2mW + 259.9mW = 589.1mW
- 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.589\text{W} * 66.6^{\circ}\text{C/W} = 124.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 20-Lead TSSOP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θ_{JA} by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/WNOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 874003DI-02 is: 1408



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWIDOL	MIN	MAX		
N	2	0		
A		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	6.40	6.60		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874003DGI-02LF	ICS4003DI02L	20 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
874003DGI-02LFT	ICS4003DI02L	20 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS complaint.



REVISION HISTORY

Rev	Table	Page	Description of Change	Date
А	Funtion T	1	Corrected typo 'QA0, nQA0:QA1, nQA1'.	5/1/13
		1 8	Removed HiPerClockS logo. Removed HiPerClockS references from drawings.	
			- ~	
Α	T8	14	Ordering Information - removed leaded devices. Updated data sheet format.	7/17/15
А			Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02.	3/11/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/