

LMX2595 EVM Instructions – 20-GHz Wideband Low Noise PLL With Integrated VCO

This Evaluation Module is for the LMX2595, which is the first PLL with integrated VCO in industry to get fundamental VCO output up to 20 GHz. The industry leading PLL FOM is -236 dBc/Hz with $1/f$ of -129 dBc/Hz. This device supports the JESD204B standard (as in the LMX2595 can generate or repeat the SYSREF signal), and is designed for clock high-speed data converters. The integrated jitter from the EVM measurements is less than 50 fs at 9-GHz carrier frequency. By providing a SYNC signal, the user can synchronize the output phase across multiple LMX2595 devices. The LMX2595 can also generate a frequency ramp as demonstrated in this evaluation module. With an on-board oscillator, the setup process only requires a 3.3-V power supply and an included Reference Pro module (For SPI Programming interface). The software is simple with an intuitive and user-friendly GUI.




Figure 1. LMX2595EVM

Contents

1	Evaluation Board Setup	3
2	EVM Description	3
	2.1 Installing the Software	4
3	Bringing LMX2595 to a Lock State	5
4	Loop Filter Configuration.....	5

5	Key Results to Expect.....	6
Appendix A	Schematic.....	7
Appendix B	Bill of Materials	8
Appendix C	Board Layers Stack-Up	9
Appendix D	Changing Reference Oscillator and Setup	11
Appendix E	Connecting Reference Pro	12
Appendix F	Ramping Feature	14
Appendix G	SYSREF Feature	15
Appendix H	Enabling Onboard DC-DC Buck Converter (TPS62150).....	16
Appendix I	Appendix J: Using the VCO Doubler	17

Trademarks

PLLATINUM is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

1 Evaluation Board Setup




Figure 2. LMX2595EVM Setup

1. Power:
 - a. Set power supply to 3.3 V with 600-mA current limit and connect to V_{CC} SMA.
2. Input Signal:
 - a. Connect a clean 100-MHz clock source to the OSCinP SMA.
3. Programming Interface:
 - Reference Pro will provide SPI interface to program LMX2595.
 - a. Connect USB cable from laptop or PC to USB port in Reference Pro. This provides power to Reference Pro Board and communication with TICS GUI.
 - b. Connect 10-pin ribbon cable from Reference Pro to LMX2595EVM as shown above.
4. Output:
 - a. Connect RfOutAM or RfOutAP to a phase noise analyzer. Connect a 50-Ω resistor on the unused pin if you are using a single-ended output. Use a balun if you are using a differential output.

2 EVM Description

The LMX2595 is populated on a 4-layer PCB. This brief description should help you use the EVM:




Figure 3. LMX2595EVM Description

The serial interface pin description is as follow:

Table 1. Serial Interface Connector Description

NO.	NAME
1	RAMPDIR and CE (Choose with Resistors on Board)
2	CSB
3	MUXout
4	SDI
5	Not Used
6	GND
7	RampCLK
8	SCK
9	SysRefReq
10	SYNC

2.1 Installing the Software

1. Download TICS Pro from the TI Website at www.ti.com/tool/TICSPRO-SW.
2. Install the software by following the wizard.
3. Search for the LMX2595. In the menu bar, search Select Device → PLL + VCO → LMX2595.




Figure 4. Search for LMX2595 on TICS Pro

4. You are now ready to use this software. Verify that you can communicate with Reference Pro. Select Interface under USB communications.




Figure 5. USB Communications on TICS Pro

5. Click on Identify and you will see the LED (MSP430 Supplied) blinks on Reference Pro.




Figure 6. USB Communication Between TICS Pro and Reference Pro

3 Bringing LMX2595 to a Lock State

1. Load the default mode by clicking on Default configuration → Default Mode xxxx-xx-xx.
2. From the menu bar, select USB communications → Write All Registers to write all the registers to LMX2595.




Figure 7. TICS Pro GUI LMX2595 Default Configuration

4 Loop Filter Configuration


The parameters for the loop filters are:

Table 2. Current Loop Filter Configuration

PARAMETER	VALUE
VCO Gain	132 MHz/V
Loop Bandwidth	285 kHz
Phase Margin	65 deg
C1_LF	390 pF
C2_LF	68 nF
C3_LF	Open
C4_LF	1800 pF


Table 2. Current Loop Filter Configuration (continued)

PARAMETER	VALUE
R2	68 Ω
R3_LF	0 Ω
R4_LF	18 Ω
Effective Charge Pump Gain	15 mA
Phase Detector Frequency (MHz)	200 MHz
VCO Frequency	Designed for 15 GHz, but works over the whole frequency range


Figure 8. Loop Filter Configuration

For detailed design and simulation of TI's PLLATINUM™ integrated circuits, see the [PLLatinum Sim Tool](#). For application notes, blogs, or videos on TI PLL products, see <http://www.ti.com/pll>.

5 Key Results to Expect


Figure 9. Phase Noise Plot at 14-GHz Output Frequency

This assumes that the input reference is very clean, such as a 100-MHz Wenzel oscillator. A signal generator is NOT sufficiently clean.

Schematic




Figure 10. Schematic

Bill of Materials

Table 3. Bill of Materials

DESIGNATOR	DESCRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
C1, C3, C9, C14, C15, C17, C30	CAP, CERM, 0.1 μ F, 16 V, $\pm 5\%$, X7R, 0603	AVX	0603YC104JAT2A	7
C1_LF	CAP, CERM, 390 pF, 50 V, $\pm 5\%$, C0G/NP0, 0603	Kemet	C0603C391J5GACTU	1
C2, C4, C8, C16	CAP, CERM, 10 μ F, 10 V, $\pm 10\%$, X5R, 0805	Kemet	C0805C106K8PACTU	4
C2_LF	CAP, CERM, 0.068 μ F, 50 V, $\pm 10\%$, X7R, 0603	MuRata	GRM188R71H683KA93D	1
C4_LF	CAP, CERM, 1800 pF, 50 V, $\pm 5\%$, C0G/NP0, 0603	MuRata	GRM1885C1H182JA01D	1
C5, C6, C7, C10, C11, C12	CAP, CERM, 0.01 μ F, 16 V, $\pm 10\%$, X7R, 0402	AT Ceramics	520L103KT16T	6
C18, C23, C24, C26, C27, C28, C29	CAP, CERM, 1 μ F, 16 V, $\pm 10\%$, X7R, 0603	TDK	C1608X7R1C105K080AC	7
C19, C20, C21, C22, C25	CAP, CERM, 10 μ F, 10 V, $\pm 20\%$, X5R, 0603	TDK	C1608X5R1A106M080AC	5
CE_TP, CSB_TP, GND_TP, MUXout_TP, RampCLK_TP, RampDIR_TP, SCK_TP, SDI_TP, SYNC_TP, SysRefReq_TP, Vcc_TP, VccRF_TP, Vtune_TP	Test Point, Compact, White, TH	Keystone	5007	13
Cin_0	CAP, CERM, 10 μ F, 25 V, $\pm 10\%$, X5R, 0805	MuRata	GRM219R61E106KA12D	1
Cout0	CAP, CERM, 22 μ F, 16 V, $\pm 10\%$, X5R, 0805	TDK	C2012X5R1C226K125AC	1
Css	CAP, CERM, 3300 pF, 50 V, $\pm 5\%$, C0G/NP0, 0603	MuRata	GRM1885C1H332JA01D	1
D1	LED, Green, SMD	Lite-On	LTST-C190GKT	1
L1, L2	Inductor, Multilayer, Air Core, 18 nH, 0.3 A, 0.36 Ω , SMD	MuRata	LQG15HS18NJ02D	2
L1_TPS	Inductor, Shielded, Composite, 2.2 μ H, 3.7 A, 0.02 Ω , SMD	Coilcraft	XFL4020-222MEB	1
MUXout_SW	Switch, SPST, Slide, Off-On, 2 Pos, 0.1 A, 20 V, SMD	CTS Electrocomponents	219-2MST	1
OSCinM, OSCinP, SYNC, SysRef, Vcc	Connector, SMT, End launch SMA 50 ohm	Emerson Network Power Connectivity	142-0701-851	5
R1	RES, 330 Ω , 5%, 0.1 W, 0603	Yageo America	RC0603JR-07330RL	1
R2	RES, 100 k, 5%, 0.1 W, 0603	Vishay-Dale	CRCW0603100KJNEA	1
R2_LF	RES, 68, 5%, 0.1 W, 0603	Vishay-Dale	CRCW060368R0JNEA	1
R3_LF, R12, R15, R24, R25, R26, R30, R31, R34, R35, R36, R41, R42, R43, R44, R45	RES, 0, 5%, 0.1 W, 0603	Vishay-Dale	CRCW06030000Z0EA	16
R4_LF	RES, 18, 5%, 0.1 W, 0603	Vishay-Dale	CRCW060318R0JNEA	1
R5, R7, R8, R9, R16, R19, R20, R22	RES, 12 k Ω , 5%, 0.1 W, 0603	Vishay-Dale	CRCW060312K0JNEA	8
R37, R38, R39, R40	RES, 50, 0.1%, 0.05 W, 0402	Vishay-Dale	FC0402E50R0BST1	4
Rfbb1	RES, 180 k, 0.1%, 0.1 W, 0603	Yageo America	RT0603BRD07180KL	1
Rfbt1	RES, 562 k, 1%, 0.1 W, 0603	Vishay-Dale	CRCW0603562KFKEA	1
RFoutAM, RFoutAP, RFoutBM, RFoutBP	JACK, SMA, 50 Ω , Gold, Edge Mount	Johnson	142-0771-831	4
U1	High Performance, Wideband PLLatinum™ RF Synthesizer	Texas Instruments	LMX2595RHAR	1
uWire	Header (shrouded), 100 mil, 5x2, Gold plated, SMD	FCI	52601-S10-8LF	1

Board Layers Stack-Up

The top layer is 1-oz. copper.




Figure 11. Board Layer Stack-Up




Figure 12. Top Layer




Figure 13. GND Layer




Figure 14. Power Layer




Figure 15. Bottom Layer

Changing Reference Oscillator and Setup

The reference can be single-ended or differential. To measure the performance of the PLL ONLY, the reference must have at least this level of performance. We understand that this can be a challenge at 100-Hz offset:


Table 4. Reference Oscillator Requirements

100-MHz REFERENCE MINIMUM REQUIREMENTS FOR A 0.4-dB IMPACT ON PLL INBAND PN ⁽¹⁾				
Offset [Hz]	100	1k	10k	100k
Noise level [dBc/Hz]	–139	–149	–159	–164

⁽¹⁾ A noise source 10 dB down from the PLL noise will contribute to raise the noise by 0.4 dB.

There are different options to provide a reference oscillator to LMX2595. Use onboard oscillator, enable LMK61xx from Reference Pro PCB, or use external oscillator. By default, the EVM is configured for an external single-ended clock.

Table 5. Reference Clock Input Configuration



Connecting Reference Pro

To use Reference Pro, change the configuration for SE or differential connection as shown on [Appendix D](#).




Figure 16. LMX2595EVM Setup With Reference Pro

The LMK61PD0A2 has several control pins dedicated for output format control, output frequency control, and output enable control. These control pins can be configured through the jumpers shown in [Table 6](#) and [Table 7](#).

Jumpers FS1, FS0, OS, and OE can be used to configure the corresponding control pin to either high or low state by strapping the center pin to *VDD* position (tie pins 2-3) or *GND* position (tie pins 1-2), respectively. Connections from the *VDD* position to the device supply or from the *GND* position to the ground plane are connected by 1.5-kΩ resistors.

Table 6. Output Frequency of LMK61PD0A2 (Reference Pro)

FS1	FS0	OUTPUT FREQUENCY (MHz)
0	0	100
0	NC	312.5
0	1	125
NC	0	106.25
NC	NC	156.25
NC	1	212.5
1	0	62.5

Table 7. Output Type of LMK61PD0A2 (Reference Pro)

OS	OE	OUTPUT TYPE
X	O	Disabled (PLL Functional)
0	1	LVPECL
NC	1	LVDS
1	1	HCSL

The OS pin is used to bias internal drivers and change the output type. It is imperative to match the output termination passive components as shown on [Table 8](#) with the output type from [Table 7](#).


[Table 8](#) lists component values for each configuration.

Table 8. Output Termination Schemes

OUTPUT FORMAT	COUPLING	COMPONENT	VALUE
LVPECL	AC (default EVM configuration)	R25, R28	0 Ω
		R26, R29	150 Ω
		C24, C25	0.01 μ F
		R27, R30, R31	DNP
	DC ⁽¹⁾	R25, R28, C24, C25	0 Ω
		R26, R29, R27, R30, R31	DNP
LVDS ⁽²⁾	AC	R25, R28, R27, R30	0 Ω
		R31	100 Ω
		C24, C25	0.01 μ F
		R26, R29	DNP
	DC	R25, R27, R28, R30, C24, C25	0 Ω
		R31	100 Ω
		R26, R29	DNP
HCSL	AC	R25, R28	0 Ω
		R26, R29	50 Ω
		C24, C25	0 Ω
		R27, R30, R31	DNP
	DC	R25, R28	0 Ω
		R26, R29	50 Ω
		C24, C25	0.01 μ F
		R27, R30, R31	DNP

(1) 50 Ω to $V_{CC} - 2$ -V termination is required on receiver.

(2) 100- Ω differential termination (R31) is provided on Reference Pro PCB. Removing the differential termination on the EVM is possible if the differential termination is available on the receiver.


Figure 17. LMK61PD0A2 Output Termination

Ramping Feature

VCO is ramping from 12 to 12.125 GHz. This can be set up on the ramp GUI tab.

From PLL Tab
VCO Start (MHz) 12000
Phase Detector (MHz) 50
Accumulator Start 4026531840

Ensure that the PLL denominator is set to a value of 4294967295 on the PLL tab as it is forced to this in ramping mode.

☒ RAMP_EN

Update Ramp GUI

Ramp Limits

VCO Output Limit

High 20000 MHz
Low 5000 MHz

RAMP_LIMIT Register Programming
Decimal Value 2684354560 2's Complement 2684354560
-2348810240 6241124352

VCO Calibration

Threshold 300 MHz
RAMP_THRESH 100663296

☐ RAMP_TRIG_CAL
Min VCO Calibration Time 0 us

RAMP_DLY_CNT 0
RAMP_SCALE_CNT 1

Manual Ramping Mode

☐ RAMP_MANUAL

Clock Ramp
Reverse Direction

Ramp Step Frequency (MHz)

RAMP0 100
RAMP1 -100

Ramping Setup Procedure
1. Ensure RAMP_EN=0
2. Define $F_{\text{m}} = F_{\text{osc}} / (2^{\text{CAL_CLK_DIV}})$
or Use Input Multiplier to adjust
3. If $F_{\text{pd}} > F_{\text{m}}$, then increase CAL_CLK_DIV
4. If F_{pd} Exceeds 125 MHz, then reduce it
5. Setup Ramp GUI. Note it can still be setup with RAMP_EN=0
6. Whenever "Update Ramp GUI" button is orange or phase detector frequency is changed, press the button.
- Ensures that PLL Denominator is 4294967295
- Calculates all Values on Ramp Tab
- Validates Calculations on Ramp Tab
7. Set RAMP_EN=1

Trigger Definitions

Trigger A RampClk Pin Rising E...
Trigger B RampClk Pin Rising E...

RAMP0_NEXT_TRIG TOC Timeout
RAMP1_NEXT_TRIG TOC Timeout

Ramp Increments

RAMPx_INC (decimal) (2's complement)

8389 8389
-8389 1073733435

Automatic Ramping Mode

Ramp	Actual Start Frequency (MHz)	Desired End Frequency (MHz)	RST	Desired Duration (us)	Dly	Next Ramp	Actual End Frequency (MHz)	RAMPx_LEN	Actual Length With VCO Calibration (us)
RAMP0	12000	12125	☒	100	☐	RAMP1	12125.0058412	5000	100
RAMP1	12125.0058412	12000	☐	100	☐	RAMP0	12000	5000	100

☐ RAMP_BURST_EN

Ramp Count 0
Next Ramp Trigger Ramp Transition

Figure 18. Ramping Example




Figure 19. Ramping Example

SYSREF Feature

1. Configure TICS Pro PLL tab for SYSREF.
 - Check the `SYSREF_EN` box and `VCO_PHASE_SYNC` box.
 - Change `OUTB_MUX` to `SysRef` and uncheck the `OUT_PD` box.
 - Confirm the *Interpolator frequency* is between 800 MHz and 1500 MHz. If not, change the `SYSREF_DIV_PRE` drop-down to `Div2` or `Div4`.
 - To modify SYSREF frequency, change the value in the `SYSREF_DIV` box.
 - Go to *User Controls* in the side bar, make sure the `INPIN_IGNORE` box is unchecked.
2. Click the *Toggle SysRefReq Pin* box to initiate SYSREF.




Figure 20. SYSREF Example

Table 9. SYSREF Modes

MODE NAME	DESCRIPTION	TICS PRO - SYS REF SETTINGS
Master - Continuous	LMX2595 generates SysRef pulses as long as SysRefReq pin is held high.	Default mode. See quick start instructions
Master - Pulse	LMX2595 generates a finite number of pulses as long as the SysRefReq pin is held high. Note: SysRefReq must be held high for the duration of the pulses.	• Uncheck <i>SysRefReq</i> under <i>Pins</i> in <i>User Controls</i> tab • Check <code>SYSREF_PULSE</code> • Set <code>SYSREF_PULSE_CNT</code> to desired number of pulses • Check <i>SysRefReq</i> under <i>Pins</i> in <i>User Controls</i> tab
Repeater	RFOUTB will repeat external input to SysRefReq pin. Output will be relocked to LMX2595 internal frequency	• Uncheck <i>SysRefReq</i> • Check <i>SysRef_Repeat</i>

Enabling Onboard DC-DC Buck Converter (TPS62150)




Figure 21. Resistor Configuration to Enable DC-DC

1. MUST SWITCH R35 to Rtps1
2. MUST SWITCH R34 to Rtps2
3. Populate Rtps
4. DC-DC circuitry was optimized for efficiency for 5 to 8 V, but a voltage of 3.3 V to 17 V can be applied to VCC SMA after resistor network is configured correctly from steps above.

Appendix J: Using the VCO Doubler




Figure 22. VCO Frequency Doubler Setup in TICSPRO




Figure 23. 18 GHz Phase Noise Using VCO Doubler

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from A Revision (July 2019) to B Revision Page

- Changed VCO output from: 19 GHz to: 20 GHz 1

Changes from Original (June 2017) to A Revision	Page
• Added external reference clock in Figure 2	3
• Changed to use external reference clock.	3
• Added PCB layout diagrams.	9
• Added diagrams for different reference clock input configuration.	11

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated