

# *F2932 Datasheet*

## 50 MHz to 8000 MHz

## High Reliability SP2T RF Switch

### **GENERAL DESCRIPTION**

The F2932 is a high reliability, low insertion loss, 50  $\Omega$  SP2T absorptive RF switch designed for a multitude of wireless and other RF applications. This device covers a broad frequency range from 50 MHz to 8000 MHz. In addition to providing low insertion loss, the F2932 also delivers high linearity and high isolation performance while providing a 50  $\Omega$  termination to the unused RF input port.

The F2932 uses a single positive supply voltage of 2.7 V to 5.5 V supporting three states using either 3.3 V or 1.8 V control logic.

### **COMPETITIVE ADVANTAGE**

The F2932 provides the following advantages

- ✓ Insertion Loss =  $0.79 \text{ dB}^*$
- ✓ RFX to RFC Isolation = 67 dB\*
- ✓ IIP3 = +64 dBm\*
- ✓ Active Port Operating Power Handling = 34 dBm
- ✓ Term Port Operating Power Handling = 27 dBm
- ✓ Extended Temperature Range = -40°C to 105°C

\* 2 GHz


#### **APPLICATIONS**

- Base Station 2G, 3G, 4G
- Portable Wireless
- Repeaters and E911 systems
- Digital Pre-Distortion
- Point to Point Infrastructure
- Public Safety Infrastructure
- WIMAX Receivers and Transmitters
- Military Systems, JTRS radios
- RFID handheld and portable readers
- Test / ATE Equipment

#### FEATURES

- High Isolation:
  - 70 dB @ 1 GHz
  - o 67 dB @ 2 GHz
  - o 65 dB @ 3 GHz
  - o 66 dB @ 4 GHz
- High Linearity:
  - IIP2 of 111 dBm
  - $_{\odot}$   $\,$  IIP3 of 64 dBm @ 2 GHz
- Wide Single Positive Supply Voltage Range
- 3.3 V and 1.8 V compatible control logic
- Operating temperature -40 °C to +105 °C
- 4 mm x 4 mm 16 pin QFN package

### FUNCTIONAL BLOCK DIAGRAM



#### **ORDERING INFORMATION**



### Absolute Maximum Ratings

Paran	neter / Condition	Symbol	Min	Max	Unit
V <sub>DD</sub> to GND		V <sub>DD</sub>	-0.3	+6.0	V
VCTL, EN to GND		V <sub>logic</sub>	-0.3	Lower of $3.6, V_{DD}+0.3$	V
RF1, RF2, RFC to G	SND	$V_{RF}$	-0.3	+0.3	V
	RF1 or RF2 as an input (Connected to RFC)	P <sub>RF12</sub>		36	
	RFC as an input (Connected to RF1 or RF2)	P <sub>RFC</sub>		36	
RF Input Power <sup>1</sup>	RFC as an input (All off state)	$P_{RFC_OFF}$		30	dBm
	RF1 or RF2 as input (Terminated states)	P <sub>RF12_TERM</sub>		30	
	RF1 and RF2 as inputs (All Off State)	P <sub>RF12_OFF</sub>		30 <b>²</b>	
Maximum Junction Temperature		T <sub>Jmax</sub>		+140	°C
Storage Temperature Range		T <sub>ST</sub>	-65	+150	°C
Lead Temperature (soldering, 10s)		T <sub>LEAD</sub>		+260	°C
ESD Voltage- HBM	(Per JESD22-A114)	V <sub>ESDHBM</sub>		Class 2 (2500V)	
ESD Voltage – CDM	1 (Per JESD22-C101)	V <sub>ESDCDM</sub>		Class C3 (1000V)	

Note 1:  $V_{DD}$  = 2.7 V to 5.5 V, 50 MHz  $\leq F_{RF} \leq$  8000 MHz, Tc= 105 °C, Z<sub>S</sub> = Z<sub>L</sub> = 50 ohms. Note 2: Each port.

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PACKAGE THERMAL AND MOISTURE CHARACTERISTICS

$\theta_{JA}$ (Junction – Ambient)	60 °C/W
$\theta_{\rm JC}$ (Junction – Case) The Case is defined as the exposed paddle	3.9 °C/W
Moisture Sensitivity Rating (Per J-STD-020)	MSL 1

F2932 RECOMMENDED	<b>O</b> PERATING	CONDITIONS
-------------------	-------------------	------------


Parameter	Symbol	Condition		Min	Тур	Max	Units
Supply Voltage	V <sub>DD</sub>			2.7		5.5	V
Operating Temp Range	T <sub>CASE</sub>	Exposed Paddle Tempera	ature	-40		+105	°C
RF Frequency Range	$F_{RF}$			50		8000	MHz
		RFC connected to RF1	T <sub>c</sub> =85 °C			34	
RF Continuous		or RF2 <sup>2</sup>	T <sub>C</sub> =105 °C			34	
Input CW Power	P <sub>RF</sub>	RF1/ RF2 Input,	T <sub>C</sub> =85 °C			27	dBm
(Non-Switched) <sup>1</sup>	' RF	Terminated State <sup>3, 4</sup>	T <sub>C</sub> =105 °C			27	ubiii
(Non Switched)		RFC Input,	T <sub>C</sub> =85 °C			27	
		All off State	T <sub>C</sub> =105 °C			27	
		RFC Input, switching	T <sub>C</sub> =85 °C			30	
		between RF1 and RF2.	T <sub>C</sub> =105 °C			30	
		RFC Input, switching	T <sub>C</sub> =85 °C			27	
RF Continuous		into or out of All off State.	T <sub>C</sub> =105 °C			27	
Input Power (RF Hot Switching CW) <sup>1</sup>	P <sub>RFSW</sub>	RF1 or RF2 as input, switched between RFC	T <sub>C</sub> =85 °C			27	dBm
(		and Term.	T <sub>C</sub> =105 °C			27	
		RF1 and RF2 as inputs,	T <sub>C</sub> =85 °C			27	
		switching into or out of All off State <sup>4</sup> .	T <sub>C</sub> =105 °C			27	
RF1/2 Port Impedance	Z <sub>RFx</sub>				50		- Ω
RFC Port Impedance	Z <sub>RFC</sub>				50		_ 52

Note 1: Levels based on:  $V_{DD}$  = 3.1 V to 5.5 V, 50 MHz  $\leq F_{RF} \leq$  8000 MHz,  $Z_S$  =  $Z_L$  = 50 ohms. See Figure 1 for power handling derating vs RF frequency.

Note 2: Input could be: RFC, RF1, or RF2 (applied to only one input).

Note 3: Any RF1 / RF2 termination state. Power level specified is for each port.

Note 4: Power level specified is for each port.





## RENESAS

### **F2932 SPECIFICATION**

Typical Application Circuit,  $V_{DD} = 5.0 \text{ V}$ ,  $T_C = +25 \text{ °C}$ ,  $F_{RF} = 2000 \text{ MHz}$ , Driven Port = RF1 or RF2, input power = 10 dBm,  $Z_S = Z_L = 50$  ohms, PCB board trace and connector losses are de-embedded unless otherwise noted.

10 dBm, $Z_s = Z_L = 50$ ohms, <b>Parameter</b>	Symbol	Condition	Min	Тур	Max	Units
Logic Input High Threshold	V <sub>IH</sub>		1.1	- 7 P	Lower of $(3.6, V_{DD})$	V
Logic Input Low Threshold	V <sub>IL</sub>		-0.3		0.6	V
Logic Current	$I_{IH}$ , $I_{IL}$	For each control pin	-1		+1	μA
DC Current		V <sub>DD</sub> =3.3 V		200	260 <sup>1</sup>	
DC Current	$I_{DD}$	V <sub>DD</sub> =5.0 V		260	325	μA
		50 MHz		0.68		
Insertion Loss RFC to RF1 / RF2		1 GHz		0.73		
		2 GHz		0.79	1.1	
	IL	3 GHz		0.82		dB
		4 GHz		0.93		
		6 GHz		1.06		
		8 GHz		1.6		
		50 MHz	77 <sup>2</sup>	79		
Isolation RFC to RF1 / RF2		1 GHz	68	70		
		2 GHz	63	67		dB
	ISOC	3 GHz	62	65		
		4 GHz	60	66		
		6 GHz	53	63		
		8 GHz		45		
		50 MHz		86		dB
		1 GHz		64		
Isolation		2 GHz		58		
RF1 to RF2	ISOX	3 GHz		54		
		4 GHz		51		
		6 GHz		45		
		8 GHz		37		
		50 MHz		25		
		1 GHz		25		
Return Loss		2 GHz		23		
RFC, RF1, RF2	RF <sub>RL</sub>	3 GHz		24		dB
		4 GHz		20		
		6 GHz		18		
		8 GHz		14		
		50 MHz		40		dB
		1 GHz		31		
Return Loss		2 GHz		35		
RF1, RF2 Terminated	RF <sub>RLTERM</sub>	3 GHz		23		
		4 GHz		17		
		6 GHz		19		
		8 GHz		22		

Note 1: Items in min/max columns in *bold italics* are Guaranteed by Test.

Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.

## RENESAS

## F2932 SPECIFICATION (CONT.)

Typical Application Circuit,  $V_{DD} = 5.0$  V,  $T_C = +25$  °C,  $F_{RF} = 2000$  MHz, Driven Port = RF1 or RF2, input power = 10 dBm,  $Z_S = Z_L = 50$  ohms, PCB board trace and connector losses are de-embedded unless otherwise noted.

Parameter	Symbol	Condition	1	Min	Тур	Max	Units
		50 MHz			33.2		
		1 GHz			35.5		
Input 1dB Compression <sup>3</sup>	$ICP_{1dB}$	2 GHz			36.5		dBm
		3 GHz			36.1		
		4 GHz			35.3		
			50 MHz		30.4		
			2 GHz		32.3		
		$V_{DD} = 5.0 V$	3 GHz		32.6		
Insut 0.1dD Commencian <sup>3</sup>	ICD		4 GHz		32.2		dDura
Input 0.1dB Compression <sup>3</sup>	$ICP_{0.1dB}$		50 MHz		30.1		dBm
		N 24N	2 GHz		32.1		
		V <sub>DD</sub> = 3.1 V	3 GHz		32.6		
			4 GHz		32.1		
Input IP2	IIP2	$\label{eq:result} \begin{array}{l} F_{RF1} = 2000 \mbox{ MHz},  F_{RF2} = \\ RF_{IN} = RF1 \mbox{ or } RF2 \\ P_{IN} = +20  dBm \mbox{ / tone} \\ F_{IP2} = F_{RF1} +  F_{RF2} \end{array}$	1990 MHz		111		dBm
			50 MHz		58		dBm
		RF Input = RF1 or RF2	1 GHz		64		
Input IP3	IIP3	$P_{IN} = +15 \text{ dBm/tone}$	2 GHz		64		
•		$\Delta F = 1 MHz$	2.5 GHz		63.4		
			4 GHz		63.6		
Non-RF Driven Spurious <sup>4</sup>	Spur <sub>MAX</sub>	At any RF port when extended into 50 $\Omega$	ernally		-114		dBm
		50% control to 90% RF			210		
Switching Time <sup>5</sup>	т	50% control to 10% RF			115		<b>PC</b>
	T <sub>SW</sub>	50% control to RF settled to within +/- 0.1 dB of I.L. value			225		ns
Maximum Switching Rate <sup>6</sup>	SW <sub>RATE</sub>				25	Ì	kHz
Maximum Video Feed- through on RF Ports	VID <sub>FT</sub>	5 MHz to 1000 MHz Measured with 20 ns rise 0 to 3.3 V control pulse	etime,		12		$mV_{pp}$

Note 1: Items in min/max columns in *bold italics* are Guaranteed by Test.

Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.

Note 3: The input 1 dB compression point is a linearity figure of merit. Refer to the Recommended Operating Conditions section for the specified maximum operating power levels.

Note 4: Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 5.2 MHz. Note 5:  $F_{RF} = 1$  GHz.

Note 6: Minimum time required between switching of states = 1/ (Maximum Switching Rate).



## **Control Mode**

VCTL	EN	RFC to RF1	RFC to RF2
0	0	OFF	ON
1	0	ON	OFF
0	1	OFF	OFF
1	1	OFF	OFF

## Table 1 - Switch Control Truth Table


## **TYPICAL OPERATING CONDITIONS (TOC)**

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.


- V<sub>DD</sub>= 3.3 V
- T<sub>c</sub> = +25 °C (T<sub>c</sub> = Temperature of Exposed Paddle)
- $F_{RF} = 2000 \text{ MHz}$
- $Z_S = Z_L = 50 \Omega$
- P<sub>IN</sub> = +10 dBm for all small signal tests.
- P<sub>IN</sub> = +15 dBm/tone applied to RF1 or RF2 port for two tone linearity tests.
- Two tone frequency spacing = 1 MHz.
- RF1 or RF2 is the driven RF port and RFC is the output port.
- All unused RF ports terminated into 50 ohms.
- For Insertion Loss and Isolation plots, RF trace and connector losses are de-embedded (see EVKIT Board and Connector loss plot).
- Plots for Isolation and Insertion Loss over temperature and voltage are for a typical path. For performance of a specific path, refer to the online S-Parameter file.

## TYPICAL OPERATING CONDITIONS (-1-)


#### **RF1 to RFC Insertion Loss**




**RF1 Port Match [On State]** 









#### **RF2 to RFC Insertion Loss**




**RF2 Port Match [On State]** 



#### **RF2 Port Match [Terminated State]**





## **TYPICAL OPERATING CONDITIONS (-2-)**



#### RFC Port Match [RF1 On State]









## RF1 to RF2 Isolation [RF1 On State]


#### RFC Port Match [RF2 On State]




#### RF2 to RFC Isolation [RF1 On State]



#### RF2 to RF1 Isolation [RF2 On State]





## TYPICAL OPERATING CONDITIONS (- 3 -)




## RF1 to RFC Isolation [All Off State]











**EVKIT PCB and Connector Thru Loss** 








#### RF2 to RFC Isolation [All Off State]

## TYPICAL OPERATING CONDITIONS (-4-)




## Input P1dB [1GHz] [T<sub>c</sub> operating = -40C to 105C]



### PACKAGE DRAWING

(4 mm x 4 mm 16-pin QFN), NBG16



SYMBOL	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A3	(	0.02 re	f
b	0.25	0.30	0.35
D		4.0	
E		4.0	
е		0.65	
N		16	
ND		4	
NE		4	
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd		0.05	

### Note: The F2932 uses EPAD Option P1 and Lead Option Z1

EPAD OPTION:

		P1
	MIN	NOM
D2		2.40
E2	2.30	2.40

LEAD OPTION:

	Z1		
	MIN NOM MAX		
L	0.45	0.55	0.65

MAX 2.50

2.50

NOTES:

INDEX AREA (D/2 × E/2) 2

1. All dimensions in mm.

BOTTOM VIEW

ØØØØΩ∩

¥

С

С

N × b <mark>
∲|obb®©CAB</mark> ddd®C


E2/2

-8-

2. The dimension and tolerancing meet ASME Y-14.5M-1994.



## LAND PATTERN DIMENSION



P1/Z1 OPTION


## RECOMMENDED LAND PATTERN DIMENSION

### NOTE:

- 1) ALL dimensions are in mm, Angles in degrees.
- 2) Top down view, as view on PCB.
- 3) Land Pattern in BLUE.NSMD Land Pattern Assumed
- Land Pattern Recommendation as per IPC-7351B generic requirement for surface mount design and Land Pattern.



## **PIN DIAGRAM**



## **PIN DESCRIPTION**

PIN	NAME	FUNCTION
1	VDD	Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.
2	VCTL	Controls the selected path when EN is low. Is disabled when EN is logic high. See Table 1.
3	RFC	RF Common Port. Matched to 50 $\Omega$ when one of the 2 RF ports is selected. If this pin is not 0 V DC, then an external coupling capacitor must be used.
4, 6, 7, 8, 10, 11, 13, 14, 15, 16	GND	Ground. Also, internally connected to the ground paddle. Ground this pin as close to the device as possible.
5	EN	EN as a logic low allows VCTL to control the selected switch path. With EN set to logic high puts the part in all paths off state and disables the control of VCTL. See Table 1.
9	RF1	RF1 Port. Matched to 50 $\Omega$ . If this pin is not 0 V DC, then an external coupling capacitor must be used.
12	RF2	RF2 Port. Matched to 50 $\Omega$ . If this pin is not 0 V DC, then an external coupling capacitor must be used.
17	— EP	Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device and into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

### **APPLICATIONS INFORMATION**

#### **Default Start-up**

There are no internal pull-up or pull-down resistors on the VCTL or EN pins.

#### **Logic Control**


Control pins VCTL and EN are used to set the state of the SP2T switch (see Table 1).

#### **Power Supplies**

A common VCC power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than  $1 \text{ V} / 20 \mu \text{s}$ . In addition, all control pins should remain at 0 V (+/- 0.3 V) while the supply voltage ramps or while it returns to zero.

#### **Control Pin Interface**


If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pin 2 (VCTL) and pin 5 (EN) as shown below.






## **EVKIT PICTURES**

## TOP VIEW




## **BOTTOM VIEW**





## **EVKIT / APPLICATIONS CIRCUIT**






## EVKIT BOM

Part Reference	QTY	DESCRIPTION	Mfr. Part #	Mfr.
C1	0	Not Installed (0402)		
C2	1	0.1 μF ±10%, 16V, X7R, Ceramic Capacitor (0402)	GRM155R71C104K	Murata
C3, C4, C6	0	Not Installed (0402)		
C5	1	100 pF ±5%, 50V, C0G, Ceramic Capacitor (0402)	GRM1555C1H101J	Murata
R1, R2	2	100 Ω ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1000X	Panasonic
R3, R4	2	100k Ω ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1003X	Panasonic
R5	1	15k Ω ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1502X	Panasonic
R6	1	18k Ω ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1802X	Panasonic
J1 – J5	5	SMA Edge Launch (0.375 inch pitch ground tabs)	142-0701-851	Emerson Johnson
J6	1	CONN HEADER VERT 4x2 POS GOLD	67997-108HLF	FCI
U1	1	SP2T Switch 4 mm x 4 mm QFN16-EP	F2932NBGP	IDT
VCC	1	Test Point Loop (Red)	5000	Keystone Electronics
GND1, GND2	2	Test Point Loop (Black)	5001	Keystone Electronics
	1	Printed Circuit Board	F2932 EVKIT REV 1	IDT

## TOP MARKINGS





### **EVKIT OPERATION**

#### External Supply Setup

Set up a VCC power supply in the voltage range of 2.7 V to 5.5 V and disable the power supply output.

#### Logic Control Setup

#### Using the EVKIT to manually set the control logic:

On connector J6 connect a 2-pin shunt from pin 3 (VCC) to pin 4 (VLOGIC). This connection provides the VCC voltage supply to the Eval Board logic control pull up network. Resistors R5 and R6 form a voltage divider to set the Vhigh level over the 2.7 V to 5.5 V VCC range for manual logic control.

Connector J6 has 2 logic input pins: EN (pin 5) and VCTL (pin 7). See Table 1 for Logic Truth Table. With the pullup network enabled (as noted above) these pins can be left open to provide a logic high through pull up resistors R3 and R4. To set a logic low for EN and VCTL connect 2-pin shunts on J6 from pin 5 (EN) to pin 6 (GND) and from pin 7 (VCTL) to pin 8 (GND).

Note that when using the on board R5 / R6 voltage divider the current draw from the VCC supply will be higher by approximately VCC /  $33k \Omega$ .

#### Using external control logic:

Pins 3, 4, 6, and 8 of J6 should have no external connection. External logic controls are applied to J6 pin 5 (EN) and pin 7 (VCTL). See Table 1 for Logic Truth Table.

#### **Turn on Procedure**

Setup the supplies and Eval Board as noted in the **External Supply Setup** and **Logic Control Setup** sections above.

Connect the preset disabled VCC power supply to the red VCC loop and ground to GND1 or GND2.

Enable the VCC supply.

Set the desired logic setting using J6 pin 5 (EN) and pin 7 (VCTL) to achieve the desired Table 1 setting. Note that external control logic should not be applied without VCC being present.

#### **Turn off Procedure**

If using external control logic for EN and VCTL then set them to a logic low.

Disable the VCC supply.

## **Revision History Sheet**

Rev	Date	Page	Description of Change
0	2016-Feb-26		Initial release
1	2016-May-03	1-5, 13, 15	Updates



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/