

MP38892

6A, 42V, 420KHz Step-Down Converter with Synchronizable Gate Driver

The Future of Analog IC Technology

DESCRIPTION

The MP38892 is a monolithic step-down switch mode converter with a built in, internal high-side power MOSFET. It achieves 6A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

The MP38892 requires a minimum number of readily available standard external components and is available in an 8-pin SOIC package with exposed pad.

FEATURES


- Wide 4.5V to 42V Operating Input Range
- 6A Continuous Output Current
- ±1.5% Vfb accuracy
- 100mΩ Internal Power MOSFET Switch
- Synchronizable Gate Driver Delivers up to 95% Efficiency
- Fixed 420KHz Frequency
- Synchronizable up to 1.5MHz
- Over Current Latch Off Protection
- Thermal Shutdown
- Output Adjustable from 0.8V
- Stable with Low ESR Output Ceramic Capacitors
- Available in a Thermally Enhanced 8-Pin SOIC Package


APPLICATIONS

- Digital Set Top Boxes
- Personal Video Recorders
- Broadband Communications
- Flat Panel Television and Monitors


"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





PACKAGE REFERENCE



* For Tape & Reel, add suffix –Z (eg. MP38892DN–Z) For RoHS Compliant Packaging, add suffix –LF (eg. MP38892DN–LF–Z)

ELECTRICAL CHARACTERISTICS V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}	45V				
V _{sw} 0.3V(-5V for < 10ns					
$V_{BST} - V_{SW}$	6V				
All Pins0.3	∕ to +6V				
Junction Temperature	150°C				
Lead Temperature	260°C				
Storage Temperature65°C to	+150°C				
Recommended Operating Conditions ⁽²⁾					
Supply Voltage V _{IN}					
Operating Temperature40°C t	o +85°C				
Thermal Resistance $^{(3)}$ θ_{JA} θ_{JA}	С				
SOIC8E 50 10	0 °C/W				

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The device is not guaranteed to function outside of its operating conditions.
- 3) Measured on JESD51-7, 4-layer PCB.


Parameters	Symbol	Condition	Min	Тур	Max	Units	
Feedback Voltage	V_{FB}	$4.5V \le V_{IN} \le 42V$	0.796	0.808	0.820	V	
Feedback Current	I _{FB}	V _{FB} = 0.8V		10		nA	
Switch On Resistance (4)	R _{DS(ON)}			100		mΩ	
Switch Leakage		$V_{EN} = 0V, V_{SW} = 0V$		0.1	10	μA	
Current Limit ⁽⁴⁾			7.5	8.0		Α	
Oscillator Frequency	f _{SW}	V _{FB} = 0.6V	240	420	600	KHz	
Fold-back Frequency		V _{FB} = 0V	25	115	205	KHz	
Maximum Duty Cycle		V _{FB} = 0.6V	85	90		%	
Minimum On Time ⁽⁴⁾	t _{on}			100		ns	
Under Voltage Lockout Threshold Rising			3.90	4.10	4.30	V	
Under Voltage Lockout Threshold Hysteresis				880		mV	
EN Input Low Voltage					0.4	V	
EN Input High Voltage			2			V	
EN Input Current		$V_{EN} = 2V$		2			
		$V_{EN} = 0V$		0.1		μA	
Sync Frequency Range (Low)	F _{SYNCL}			300		KHz	
Sync Frequency Range (High)	F _{SYNCH}			1.5		MHz	
Enable Turnoff Delay	T _{OFF}			5.0		μs	
Supply Current (Shutdown)		V _{EN} = 0V		1	10	μA	
Supply Current (Quiescent)		V _{EN} = 2V, V _{FB} = 1V		0.9	1.1	mA	
Thermal Shutdown				150		°C	
BG Driver Bias Supply Voltage	V _{CC}	I _{CC} = 5mA	4.5	5.0		V	
Gate Driver Sink Impedance (4)	R _{SINK}			1		Ω	
Gate Driver Source Impedance (4)	R _{SOURCE}			4		Ω	
Gate Drive Current Sense Trip Threshold	V _{SW}			20		mV	

Note:


4) Guaranteed by design.

PIN FUNCTIONS

Pin #	Name	Description
1	SW	Switch Output.
2	BST	Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BS pins to form a floating supply across the power switch driver.
3	VCC	BG Driver Bias Supply. Decouple with a 1µF ceramic capacitor to GND.
4	BG	Gate Driver Output. Connect this pin to the gate of the synchronous MOSFET.
5	GND, Exposed Pad	Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the M2 to C1 ground path to prevent switching current spikes from inducing voltage noise into the part. Exposed pad and GND must be connected together.
6	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 250mV.
7	EN/SYNC	On/Off Control and External Frequency Synchronization Input.
8	IN	Supply Voltage. The MP38892 operates from a +4.5V to +42V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input.



MP38892 Rev.1.0 9/21/2010 www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2010 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS

1µs/div

100µs/div




Figure 1—Functional Block Diagram

The MP38892 is a fixed frequency, synchronous, step-down switching regulator with an integrated high-side power MOSFET and a gate driver for a low-side external MOSFET. It achieves 6A continuous output current over a wide input supply range with excellent load and line regulation. It provides a single highly efficient solution with current mode control for fast loop response and easy compensation.

The MP38892 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 90% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off.

Error Amplifier

The error amplifier compares the FB pin voltage with the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

Internal Regulator

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases. Since this internal regulator provides the bias current for the bottom gate driver that requires significant amount of current depending upon the external MOSFET selection, a 1 μ F ceramic capacitor for decoupling purpose is required.

Enable/Synch Control

The MP38892 has a dedicated Enable/Synch control pin (EN/SYNC). By pulling it high or low, the IC can be enabled and disabled by EN. Tie EN to VIN for automatic start up. To disable the part, EN must be pulled low for at least 5µs.

The MP38892 can be synchronized to external clock range from 300KHz up to 1.5MHz through the EN/SYNC pin. The internal clock rising edge is synchronized to the external clock rising edge.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The MP38892 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 4.1V while its falling threshold is a consistent 3.2V.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 1.2V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control.

Over-Current-Protection (OCP)

The MP38892 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold, typically 30% below the reference. Once a output UV is triggered, the MP38892 Latches off. This is especially useful to ensure system safety under fault condition. The MP38892 clears the latch once the EN or input power is re-cycled.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, it shuts down the whole chip. When the temperature is lower than its lower threshold, typically 140°C, the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M3, C4, L1 and C2 (Figure 2). If (V_{IN} - V_{SW}) is more than 5V, U2 will regulate M3 to maintain a 5V BST voltage across C4.




Figure 2—Internal Bootstrap Charging Circuit

Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

APPLICATION INFORMATION

The schematic on the front page shows a typical MP38892 application. The IC can provide up to 6A output current at a nominal output voltage of 3.3V. For proper thermal performance, the exposed pad of the device must be soldered down to the printed circuit board.

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). Choose R1 to be around $40.2k\Omega$ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1.8	40.2 (1%)	32.4 (1%)
2.5	40.2 (1%)	19.1 (1%)
3.3	40.2 (1%)	13 (1%)
5	40.2 (1%)	7.68 (1%)

Selecting the Inductor

A 1µH to 10µH inductor with a DC current rating of at least 25% higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than $15m\Omega$. For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is the inductor ripple current.

Choose inductor ripple current to be approximately 30% of the maximum load current, 6A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improving efficiency.

Synchronous MOSFET

The external synchronous MOSFET is used to freewheel the inductor current when the internal high-side switch is off. It significantly reduces the power loss compared against a Schottky rectifier.

Selecting the Input Capacitor

The input capacitor (C1) reduces the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from passing to the input. Ceramic capacitors with X5R dielectrics or X7R are hiahlv recommended because of their low ESR and small temperature coefficients. For 6A output applications, a 22µF capacitor is sufficient.


Selecting the Output Capacitor

The output capacitor (C2) keeps output voltage small and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended.


PCB Layout Guide

PCB layout is very important to achieve stable operation. Please follow these guidelines and take Figure3 for references.

- 1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side and low-side MOSFETs.
- Keep the connection of low-side MOSFET between SW pin and input power ground as short and wide as possible.
- Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



Top Layer



Bottom Layer

Figure 3—PCB Layout

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- V_{OUT}=5V or 3.3V; and
- Duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.4





Figure 4—Add Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is $0.1 \sim 1 \mu F$.

PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.