

ESD Protection Diode

Low Capacitance ESD Protection for LVDS Interfaces

The ESDR7534 surge protection is designed to protect high speed data lines from ESD, EFT, and lightning.

Features

- Low Capacitance (2 pF Maximum Between I/O Lines and GND)
- Protection for the Following IEC Standards:
IEC 61000-4-2 (ESD) Level 4 – ± 30 kV (Contact); ± 30 kV (Air)
- This is a Pb-Free Device

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Power Dissipation (Note 1)	P_{pk}	300	W
Maximum Peak Pulse Current 2/10 μs @ $T_A = 25^\circ\text{C}$	I_{PP}	10	A
Operating Junction Temperature Range	T_J	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55 to +150	$^\circ\text{C}$
Lead Solder Temperature – Maximum (10 Seconds)	T_L	260	$^\circ\text{C}$
IEC 61000-4-2 Contact IEC 61000-4-2 Air ISO 10605 330 pF / 330 Ω Contact ISO 10605 330 pF / 2 k Ω Contact ISO 10605 150 pF / 2 k Ω Contact	ESD	± 30 ± 30 ± 30 ± 30 ± 30	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. P_{pk} calculated. $P_{pk} = V_C \times I_{PP}$.

Table 1. PIN DESCRIPTIONS



4-Channel, 6-Lead SC70-6			
Pin	Name	Type	Description
1	CH1	I/O	ESD Channel
2	V_N	GND	Negative Voltage Supply Rail
3	CH2	I/O	ESD Channel
4	CH3	I/O	ESD Channel
5	V_P	PWR	Positive Voltage Supply Rail
6	CH4	I/O	ESD Channel




ON Semiconductor®

www.onsemi.com

PIN CONFIGURATION AND SCHEMATIC



SC-88
S7 SUFFIX
CASE 419B



7R = Specific Device Code
M = Date Code
▪ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION


Device	Package	Shipping [†]
ESDR7534W1T2G	SC-88 (Pb-Free)	3,000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
I _{PP}	Maximum Reverse Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V _{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
I _F	Forward Current
V _F	Forward Voltage @ I _F
P _{pk}	Peak Power Dissipation
C	Capacitance @ V _R = 0 and f = 1.0 MHz



*See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Reverse Working Voltage	V _{RWM}	(Note 1)			5.0	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, (Note 2)	6.0	8.0	9.5	V
Reverse Leakage Current	I _R	V _{RWM} = 5 V			3.0	µA
Forward Voltage	V _F	I _F = 100 mA			1.6	V
Clamping Voltage	V _C	I _{PP} = 10 A (2/10 µs Waveform)			30	V
Maximum Peak Pulse Current	I _{PP}	2/10 µs Waveform			10	A
Junction Capacitance	C _J	V _R = 0 V, f = 1 MHz between I/O Pins and GND		1.3	2.0	pF
Junction Capacitance	C _J	V _R = 0 V, f = 1 MHz between I/O Pins, V _P floating		0.7	1.0	pF

1. Surge protection devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.
2. V_{BR} is measured at pulse test current I_T.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Exponential Decay Pulse Waveform




Figure 2. Clamping Voltage vs. Peak Pulse Current (tp = 2/10 µs, R = 8 Ω)

IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. IV Characteristic Curve




Figure 6. CV Characteristic Curve

APPLICATIONS INFORMATION

The new ESDR7534 is a low capacitance surge protection diode array designed to protect sensitive electronics such as communications systems, computers, and computer peripherals against damage due to ESD events or transient overvoltage conditions. Because of its low capacitance, it can be used in high speed I/O data lines. The integrated design of the ESDR7534 offers low capacitance steering diodes and an internal surge protection diode (V_P diode) integrated in a single package. If a transient condition occurs, the steering diodes will drive the transient to the positive rail of the power supply or to ground. The surge protection device protects the power line against overvoltage conditions to avoid damage to the power supply and any downstream components.


ESDR7534 Configuration Options

The ESDR7534 is able to protect up to four data lines against transient overvoltage conditions by driving them to a fixed reference point for clamping purposes. The steering diodes will be forward biased whenever the voltage on the protected line exceeds the reference voltage (V_f or $V_{CC} + V_f$). The diodes will force the transient current to bypass the sensitive circuit.

Data lines are connected at pins 1, 3, 4 and 6. The negative reference is connected at pin 2. This pin must be connected directly to ground by using a ground plane to minimize the PCB's ground inductance. It is very important to reduce the PCB trace lengths as much as possible to minimize parasitic inductances.

Option 1


Protection of four data lines and the power supply using V_{CC} as reference.



For this configuration, connect pin 5 directly to the positive supply rail (V_{CC}), the data lines are referenced to the supply voltage. The V_P diode prevents overvoltage on the supply rail. Biasing of the steering diodes reduces their capacitance.

Option 2


Protection of four data lines with bias and power supply isolation resistor.



The ESDR7534 can be isolated from the power supply by connecting a series resistor between pin 5 and V_{CC} . A $10\text{ k}\Omega$ resistor is recommended for this application. This will maintain a bias on the V_P and steering diodes, reducing their capacitance.

Option 3

Protection of four data lines using the V_P diode as reference.



In applications lacking a positive supply reference or those cases in which a fully isolated power supply is required, the V_P can be used as the reference. For these applications, pin 5 is not connected. In this configuration, the steering diodes will conduct whenever the voltage on the protected line exceeds the V_{BR} of the I/O (CHX) pin.

MECHANICAL CASE OUTLINE


PACKAGE DIMENSIONS

ON Semiconductor®



SC-88/SC70-6/SOT-363
CASE 419B-02
ISSUE Y

DATE 11 DEC 2012




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
5. DATUMS A AND B ARE DETERMINED AT DATUM H.
6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.10	---	---	0.043
A1	0.00	---	0.10	0.000	---	0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
C	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
e	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd	0.10			0.004		

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

M = Date Code*

▪ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 1 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363

CASE 419B-02

ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. Emitter 2 2. Base 2 3. Collector 1 4. Emitter 1 5. Base 1 6. Collector 2	STYLE 2: Cancelled	STYLE 3: Cancelled	STYLE 4: PIN 1. Cathode 2. Cathode 3. Collector 4. Emitter 5. Base 6. Anode	STYLE 5: PIN 1. Anode 2. Anode 3. Collector 4. Emitter 5. Base 6. Cathode	STYLE 6: PIN 1. Anode 2 2. N/C 3. Cathode 1 4. Anode 1 5. N/C 6. Cathode 2
STYLE 7: PIN 1. Source 2 2. Drain 2 3. Gate 1 4. Source 1 5. Drain 1 6. Gate 2	STYLE 8: Cancelled	STYLE 9: PIN 1. Emitter 2 2. Emitter 1 3. Collector 1 4. Base 1 5. Base 2 6. Collector 2	STYLE 10: PIN 1. Source 2 2. Source 1 3. Collector 1 4. Drain 1 5. Drain 2 6. Gate 2	STYLE 11: PIN 1. Cathode 2 2. Cathode 2 3. Anode 1 4. Cathode 1 5. Cathode 1 6. Anode 2	STYLE 12: PIN 1. Anode 2 2. Anode 2 3. Cathode 1 4. Anode 1 5. Anode 1 6. Cathode 2
STYLE 13: PIN 1. Anode 2. N/C 3. Collector 4. Emitter 5. Base 6. Cathode	STYLE 14: PIN 1. Vref 2. GND 3. GND 4. Iout 5. Ven 6. Vcc	STYLE 15: PIN 1. Anode 1 2. Anode 2 3. Anode 3 4. Cathode 3 5. Cathode 2 6. Cathode 1	STYLE 16: PIN 1. Base 1 2. Emitter 2 3. Collector 2 4. Base 2 5. Emitter 1 6. Collector 1	STYLE 17: PIN 1. Base 1 2. Emitter 1 3. Collector 2 4. Base 2 5. Emitter 2 6. Collector 1	STYLE 18: PIN 1. Vin1 2. Vcc 3. Vout2 4. Vin2 5. Gnd 6. Vout1
STYLE 19: PIN 1. Iout 2. Gnd 3. Gnd 4. Vcc 5. Ven 6. Vref	STYLE 20: PIN 1. Collector 2. Collector 3. Base 4. Emitter 5. Collector 6. Collector	STYLE 21: PIN 1. Anode 1 2. N/C 3. Anode 2 4. Cathode 2 5. N/C 6. Cathode 1	STYLE 22: PIN 1. D1 (i) 2. Gnd 3. D2 (i) 4. D2 (c) 5. Vbus 6. D1 (c)	STYLE 23: PIN 1. Vn 2. Ch1 3. Vp 4. N/C 5. Ch2 6. N/C	STYLE 24: PIN 1. Cathode 2. Anode 3. Cathode 4. Cathode 5. Cathode 6. Cathode
STYLE 25: PIN 1. Base 1 2. Cathode 3. Collector 2 4. Base 2 5. Emitter 6. Collector 1	STYLE 26: PIN 1. Source 1 2. Gate 1 3. Drain 2 4. Source 2 5. Gate 2 6. Drain 1	STYLE 27: PIN 1. Base 2 2. Base 1 3. Collector 1 4. Emitter 1 5. Emitter 2 6. Collector 2	STYLE 28: PIN 1. Drain 2. Drain 3. Gate 4. Source 5. Drain 6. Drain	STYLE 29: PIN 1. Anode 2. Anode 3. Collector 4. Emitter 5. Base/Anode 6. Cathode	STYLE 30: PIN 1. Source 1 2. Drain 2 3. Drain 2 4. Source 2 5. Gate 1 6. Drain 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 2 OF 2

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:

Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative