## ADS1224EVM

## Evaluation Module

## User's Guide

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

## EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:
This evaluation kit being sold by Tl is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.
No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

## EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the specified input and output ranges described in the EVM User's Guide.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than $60^{\circ} \mathrm{C}$. The EVM is designed to operate properly with certain components above $60^{\circ} \mathrm{C}$ as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

## Preface

## Read This First

## About This Manual

This manual describes the ADS1224EVM evaluation fixture and how to use it. Throughout this document, the abbreviation EVM and the term evaluation module are synonymous with the ADS1224EVM.

## Information About Cautions and Warnings

This book contains cautions.

This is an example of a caution statement.
A caution statement describes a situation that could potentially damage your software or equipment.

The information in a caution statement is provided for your protection. Please read each caution carefully.

## If You Have Questions

If you have questions regarding either the use of this evaluation module or the information contained in the accompanying documentation, please contact the Texas Instruments Product Information Center at (972) 644-5580 or visit the TI web site at www.ti.com.

## Related Documentation From Texas Instruments

The following documents provide information regarding Texas Instruments integrated circuits used in the assembly of the ADS1224EVM. These documents are available from the TI web site. The last character of the literature number corresponds to the document revision, which is current at the time of the writing of this User's Guide. To obtain a copy of the following TI documents, visit our website at http://www.ti.com/ or call the Texas Instruments Literature Response Center at (800) 477-8924 or the Product Information Center at (972) $644-5580$. When ordering, identify the document by both title and literature number.

## Data sheet

ADS1224 Data Sheet
REF1004 Data Sheet
OPA350 Data Sheet

## Literature number

SBAS286
SBVS002
SBOS099

## FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

## Trademarks

${ }^{12} \mathrm{C}$ is a registered trademark of Royal Philips Electronics B.V., The Netherlands.

All other trademarks are the property of their respective owners.

## Contents

1 Overview ..... 1-1
1.1 Introduction ..... 1-2
1.2 Built-in Accessories ..... 1-3
1.3 Connectors ..... 1-3
1.4 Controls ..... 1-4
1.5 Setting Up ..... 1-4
2 Circuit Description ..... 2-1
2.1 I/O Connectors and Testpoints ..... 2-2
2.1.1 J1: Analog Connector ..... 2-3
2.1.2 J2: Serial Connector ..... 2-5
2.1.3 J3: Power Connector ..... 2-6
2.2 Jumpers ..... 2-7
2.2.1 J4 Pins 1-4: ADS1224 Power Supply Measurement ..... 2-7
2.2.2 J4 Pins 5-10: Digital Power Supply Select ..... 2-8
2.2.3 J4 Pins 11-12: Analog-Digital Ground Shorting Jumper ..... 2-8
2.3 Switches ..... 2-9
2.3.1 S1-4: Input Select Switches ..... 2-9
2.3.2 S5-6: Reference Select ..... 2-11
2.3.3 S5: System Clock Select ..... 2-12
3 Usage ..... 3-1
3.1 Input Filtering ..... 3-2
3.2 Serial Interface ..... 3-3
3.3 Serial EEPROM ..... 3-3
3.4 Clock Circuitry ..... 3-3
4 Schematic and Layout ..... 4-1
4.1 Schematic ..... 4-2
4.2 Printed Circuit Board Layout ..... 4-3
4.3 Bill of Materials ..... 4-4
Figures
2-1. Connectors and Jumpers ..... 2-2
2-2. Analog Connector Pinout ..... 2-3
2-3. Serial Connector Pinout ..... 2-5
2-4. Power Connector Pinout ..... 2-6
2-5. Jumper Block ..... 2-7
2-6. Switches ..... 2-9
3-1. Channel Input Filter ..... 3-2
3-2. Channel Filter Layout ..... 3-2
4-1. Schematic ..... 4-2
$4-2$. Top Side Layout ..... 4-3
4-3. Bottom Side Layout ..... 4-3
Tables
2-1. Analog Connector Pin Descriptions ..... 2-4
2-2. Serial Connector Pin Descriptions ..... 2-5
2-3. Power Connector Pin Descriptions ..... 2-6
2-4. AIN0-1 Input Select Switch ..... 2-9
2-5. Common Input Switch Settings ..... 2-10
2-6. VRP Select Switch ..... 2-11
2-7. VRN Select Switch ..... 2-11
2-8. Common S5-6 Combination Settings ..... 2-12
2-9. System Clock Select Switch ..... 2-12
$4-1$. Bill of Materials ..... 4-4

## Overview

The ADS1224EVM is an evaluation fixture for the ADS1224 24-bit delta-sigma ( $\Delta \Sigma$ ) analog-to-digital converter (ADC). The ADS1224EVM is designed for prototyping and evaluation.
Topic Page
1.1 Introduction ..... 1-2
1.2 Built-In Accessories ..... 1-3
1.3 Connectors ..... 1-3
1.4 Controls ..... 1-4
1.5 Setting Up ..... 1-4

### 1.1 Introduction

Many data converter evaluation fixtures contain a computer interface or a microcontroller, but the ADS1224EVM contains only the ADS1224 device and a few support components. All ADS1224 pins are accessible through various pins on the ADS1224EVM analog and digital connectors.

The ADS1224EVM is designed using a standard card format developed by TI. This simple, consistent design makes the ADS1224EVM very easy to connect to your own prototype system. You can even think of the ADS1224EVM as an alternate package for the ADS1224-one much larger than the device itself, but also much easier to wire up by hand on your test bench.

The ADS1224EVM can be plugged directly into suitable motherboards, such as the HPA449 MSP430 microcontroller development system from SoftBaugh, Inc. (http://www.softbaugh.com/). See TI's web site for example code using the ADS1224EVM with the HPA449.

The ADS1224EVM, together with a motherboard and appropriate software, also forms a complete evaluation system for verifying the performance of the ADS1224 . See the ADS1224 product information folder on the Texas Instruments web site for more information and software.

### 1.2 Built-in Accessories

The ADS1224EVM includes a system clock oscillator and a low-noise voltage reference. Both of these components are optional; you can select an external system clock and an external reference using slide switches.

The +2.5 V voltage reference is derived from a Burr-Brown REF1004-2.5, which is buffered by an OPA350 and filtered by a capacitor.

### 1.3 Connectors

The ADS1224 device on the ADS1224EVM is connected through four headers: the analog connector, the serial connector, the power connector, and the GPIO header. Pinouts and locations for the connectors are given in Chapter 2.

The analog connector (J1) carries analog I/O. The ADS1224 has a four-input differential multiplexer connected through pins 1-8. An optional external differential reference can be connected to pins 18 and 20.

The serial connector (J2) carries the ADS1224 serial digital interface, an optional external system clock signal, and an $\mathrm{I}^{2} \mathrm{C}$ connection to the onboard serial EEPROM.

The power connector (J3) carries the power supplies. The ADS1224EVM requires $\mathrm{a}+2.7 \mathrm{~V}$ to +5 V analog supply, and $\mathrm{a}+2.7 \mathrm{~V}$ to +3.3 V digital supply. The board is designed using a single ground net connected to DGND. An AGND pin is also provided; this pin can be connected to DGND using jumper J2.

The ADS1224 uses separate supply pins for its analog and digital sections. A jumper is inserted in each supply line. These jumpers allow the current of each supply to be measured independently.

### 1.4 Controls

The ADS1224EVM is configured using seven slide switches and a jumper block.

Switches S1-S4 select the input signal provided to the first two multiplexer inputs on the ADS1224. For each pair of switches, one switch controls the source for the positive input, and one controls the source for the negative input. Each of these controls can be switched between external, zero, and $\mathrm{V}_{\text {REF }}$.

Switches S5 and S6 select the reference input. The possible combinations allow for several different reference configurations. See Section 2.3.2 on page 2-11 for details.

Switch S 7 selects the system clock source for the ADS1224. You can select between the onboard 4 MHz oscillator or an external clock.

Jumper block J4 contains jumpers for supply current measurement and digital power supply level selection. It also has a jumper for connecting the digital and analog grounds on the power connector together. See Section 2.2 on page 2-7 for details.

### 1.5 Setting Up

The ADS1224EVM is configured according to its use. Thus, there is no single correct procedure to follow in order configure the test fixture.

Nevertheless, it is useful to remember the following things when you are setting up the board:

- Make certain that the digital supply level is correct. The jumper block has three positions that correspond to different voltage supply lines. A shorting block must be placed on one, and only one, of these supply lines for the device to operate. See Section 2.2.2 on page 2-8 for additional details.
- If you are not measuring the supply current for the ADS1224, remember to place shorting blocks in the appropriate positions on jumper block J4. Without these shorting blocks, the ADS1224 will not be powered on, and will not work properly.
- Depending on your supply configuration, you may need to place a shorting block on the analog-digital ground jumper. Some motherboards connect these grounds externally, but some do not. If there is no connection between analog and digital ground, the board will not operate.

Check the system clock switch. If it is set to EXT, and you have not connected a clock signal to the external clock input pin on J2, the ADS1224 will not operate.

- The ADS1224 has several configuration input pins connected to pins on J2. If these configuration input pins are left floating, the ADS1224 may not operate properly. See the ADS1224 data sheet for further information about these pins.


## Circuit Description

This chapter describes the connectors, controls, and circuit design of the ADS1224EVM in detail.
Topic Page
2.1 I/O Connectors and Testpoints ..... 2-2
2.2 Jumpers ..... 2-7
2.3 Switches ..... 2-9

### 2.1 I/O Connectors and Testpoints

The positions and functions of the connectors and testpoints are shown in Figure 2-1.

Figure 2-1. Connectors and Jumpers


Many of the pins on the connectors are not used. On the pinout diagrams, unused pins are not marked. In the pin description tables, unused pins are not listed, and ground pins are listed together, with the exception of the power connector.

J1, J2, and J3, although each treated as a single connector, are actually mounted as connector pairs in a pass-through configuration. Each pair has a surface-mount header on the top (component) side of the board, and a corresponding surface-mount socket on the bottom (solder) side of the board. Vias in the pads connect each pin from top to bottom. The headers, mounted on top, are suffixed $\mathbf{A}$; the sockets, mounted on bottom, are suffixed $\mathbf{B}$.

In the schematic, the connector pairs are shown as one symbol. For $\mathrm{J} 1, \mathrm{~J} 2$, and J 3 , all bottom-side pins are connected to their corresponding top-side pins; for example, J1B pin 1 connects to J1A pin 1, J1B pin 2 connects to J1A pin 2, etc. This convention holds true for every pin on connectors J 1 , J 2 , and J 3 .

In the following descriptions, the connector pairs will be referred to as a single connector.

### 2.1.1 J1: Analog Connector

The analog connector pinout is shown in Figure 2-2 and described in Table 2-1.

Figure 2-2. Analog Connector Pinout

| ANO- | 1 | $\square$ | $\square$ | 2 | ANO+ |
| :--- | ---: | :---: | :---: | :--- | :--- |
| AN1- | 3 | $\square$ | $\square$ | 4 | AN1+ |
| AN2- | 5 | $\square$ | $\square$ | 6 | AN2+ |
| AN3- | 7 | $\square$ | $\square$ | 8 | AN3+ |
| AGND | 9 | $\square$ | $\square$ | 10 |  |
| AGND | 11 | $\square$ | $\square$ | 12 |  |
| AGND | 13 | $\square$ | $\square$ | 14 |  |
| OBREF | 15 | $\square$ | $\square$ | 16 |  |
| AGND | 17 | $\square$ | $\square$ | 18 | REF- |
| AGND | 19 | $\square$ | $\square$ | 20 | REF+ |

Although certain pins are described as "negative," never apply voltages less than -0.3 V to these pins. The ADS1224 is not a bipolar-input device, and it cannot accept negative voltages below -0.3 V without damaging the functional operation of the unit.

The negative input pins are so named because the voltage on such a pin is subtracted from a positive input pin during a reading.

Table 2-1. Analog Connector Pin Descriptions

| Pin Number | Pin Name | Standard <br> Name | Direction | Function | Connection |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | ANO- | AN0- | Input | Negative input 0 | Through S1 |
| 2 | ANO+ | AN0+ | Input | Positive input 0 | Through S2 |
| 3 | AN1- | AN1- | Input | Negative input 1 | Through S3 |
| 4 | AN1+ | AN1+ | Input | Positive input 1 | Through S4 |
| 5 | AN2- | AN2- | Input | Negative input 2 | Direct |
| 6 | AN2+ | AN2+ | Input | Positive input 2 | Direct |
| 7 | AN3- | AN3- | Input | Negative input 3 | Direct |
| 8 | AN3+ | AN3+ | Input | Positive input 3 | Direct |
| 10 | SYSREFN | REF- | Input | Negative reference input | Through S5 |
| 18 | SYSREFP | REF+ | Input | Positive reference input | Through S6 |
| 20 | GND | AGND | Power | Signal ground | n/a |

Note: Channels 0 and 1 are not used unless the input select switches S 1 -S4 are set to the appropriate positions. Channels 1 and 2 are hard-wired to the device.

### 2.1.2 J2: Serial Connector

The serial connector pinout diagram is shown in Figure 2-3 and described in Table 2-2.

Figure 2-3. Serial Connector Pinout

| TEMPSEN | 1 | $\square$ | $\square$ | 2 | MUXO |
| ---: | ---: | :--- | :--- | :--- | :--- |
| SCLK | 3 | $\square$ | $\square$ | 4 | DGND |
|  | 5 | $\square$ | $\square$ | 6 | MUX1 |
|  | 7 | $\square$ | $\square$ | 8 |  |
|  | 9 | $\square$ | $\square$ | 10 | DGND |
|  | 11 | $\square$ | $\square$ | 12 |  |
| DOUT | 13 | $\square$ | $\square$ | 14 |  |
| $\overline{\text { DRDY }}$ | 15 | $\square$ | $\square$ | 16 | SCL |
| EXTCLK | 17 | $\square$ | $\square$ | 18 | DGND |
| BUFEN | 19 | $\square$ | $\square$ | 20 | SDA |

Table 2-2. Serial Connector Pin Descriptions

| Pin Number | Pin Name | Standard Name | Direction | Function |
| :--- | :--- | :--- | :--- | :--- |
| 1 | TEMPSEN | CNTL | Input | Temperature sensor enable |
| 2 | MUX0 | GPIO0 | Input | Channel select, bit 0 |
| 3 | SCLK | CLKX | Input | Serial clock input |
| 6 | MUX1 | GPIO1 | Input | Channel select, bit 1 |
| 7 | $\overline{\text { CS }}$ | FSX | Input | Chip select |
| 13 | DOUT | DR | Output | Serial data output |
| 15 | $\overline{\text { DRDY }}$ | $\overline{\text { INT }}$ | Output | Data ready signal |
| 16 | SCL | SCL | I/O | I²C clock line |
| 17 | EXTCLK | TOUT | Input | External system clock input |
| 19 | BUFEN | GPIO5 | Input | Buffer enable |
| 20 | SDA | SDA | I/O | I²C data line |
| $6,12,18$ | GND | DGND | Power | Signal ground |

### 2.1.3 J3: Power Connector

The power connector pinout diagram is shown in Figure 2-4 and described in Table 2-3.

Figure 2-4. Power Connector Pinout


Table 2-3. Power Connector Pin Descriptions

| Pin Number | Pin Name | Function | Use on ADS1224EVM |
| :--- | :--- | :--- | :--- |
| 1 | + VA | Positive Analog Supply, +5V to <br> +18 V | Not used |
| 2 | - VA | Negative Analog Supply, -5 V to <br> -18 V | Not used |
| 3 | +5VA | Positive Analog Supply, +5V | Analog supply |
| 4 | -5VA | Negative Analog Supply, -5 V | Not used |
| 5 | AGND | Analog Ground | Optional connection to DGND <br> using J4 |
| 7 | DGND | Digital Ground | Ground |
| 8 | VD1 | Positive Digital Supply, +1.8V | Digital supply, selected using J4 |
| 9 | +3.3VD | Positive Digital Supply | Not used |
| 10 |  | Positive Digital Supply, +5V | Digital supply, selected using J4 |

Note: The ADS1224EVM has a single ground domain. The ground is always connected to DGND. It may also be connected to AGND using J4 pins 11-12.

The ADS1224 uses an analog supply of +5 V and a digital supply of +1.8 V to +5.5 V . $+1.8 \mathrm{~V},+3.3 \mathrm{~V}$ and +5 V are all available as standard supply voltages over the power connector; the ADS1224EVM allows the user to select one of them using J 4 .

### 2.2 Jumpers

There are six jumper positions on the ADS1224EVM. All are contained in jumper block J4. The pinout of this jumper block is shown in Figure 2-5.

Figure 2-5. Jumper Block

| ADCAVDD | 1 | $\square$ | $\square$ | 2 | AVDD |
| ---: | ---: | ---: | :--- | :--- | :--- |
|  | 3 | $\square$ | $\square$ | $\mathbf{4}$ | DVDD |
| $+1.8 V D$ | 5 | $\square$ | $\square$ | 6 | DVDD |
| +3.3VD | 7 | $\square$ | $\square$ | 8 | DVDD |
| +5VD | 9 | $\square$ | $\square$ | 10 | DVDD |
| AGND | 11 | $\square$ | $\square$ | 12 | DGND |

### 2.2.1 J4 Pins 1-4: ADS1224 Power Supply Measurement

These jumpers can be used to measure the current of the ADS1224 power supplies. Pins 1-2 are inserted in the analog supply, and pins 3-4 are inserted in the digital supply.

For normal operation, pins 1-2 must be shorted and pins 3-4 must be shorted.

### 2.2.2 J4 Pins 5-10: Digital Power Supply Select

One of pin pairs 5-6, 7-8 or 9-10 must be shorted to select the digital supply level on for the ADS1224. This selection determines the level at which the ADS1224 digital lines will operate, so it is very important to set this correctly.

It is possible to measure the overall digital current of the board using these jumpers.

Connect only one of pin pairs 5-6, 7-8 or 9-10.
Shorting more than one of these jumpers can potentially damage your motherboard, or even damage the ADS1224EVM itself.

The ADS1224 inputs are not 5V tolerant, nor are they TTL-compatible. Although protection resistance is included in each digital line, it may be necessary to provide level translation if the ADS1224 digital supply must be powered from a different voltage than the external logic.

Note that the digital and analog supplies for the ADS1224 are independent, so level translation should rarely be needed.

### 2.2.3 J4 Pins 11-12: Analog-Digital Ground Shorting Jumper

Shorting this jumper connects AGND from J3 to DGND.

### 2.3 Switches

The positions and functions of the EVM switches are shown in Figure 2-6.
Figure 2-6. Switches


### 2.3.1 S1-4: Input Select Switches

These switches control which lines are routed to the ADS1224 channel 0 (AINO) and channel 1 (AIN1) inputs. Each switch is configured in the same way and connects to a single input pin. The positions of the switches are described in Table 2-4.

Table 2-4. AINO-1 Input Select Switch

| Board Marking | Switch Position | Input Source |
| :--- | :--- | :--- |
| EXT | Left | External (J1 pin) |
| OV | Right | Ground |
| VRP | Middle | Positive reference voltage |

Note that VRP is controlled by switch S5.

Since the switches for both the negative and positive inputs for each channel have the same configuration, it is easy to set up the inputs for a variety of applications. Some examples are given in Table 2-5.

Table 2-5. Common Input Switch Settings

| Setting Number | $\begin{aligned} & \hline \text { S1/3 } \\ & \text { (INP) } \end{aligned}$ | $\begin{aligned} & \hline \text { S2/4 } \\ & \text { (INN) } \end{aligned}$ | Setting | Ideal Voltage Range for VRP = 2.5V | Ideal Output Code Range (Hex 2s complement) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | EXT | EXT | External Differential | $-5 \mathrm{~V} \leq(\mathrm{INP}-\mathrm{INN}) \leq 5 \mathrm{~V}$ | $\begin{aligned} & 0 \times 800000<\text { code } \\ & <0 x 7 F F F F F \end{aligned}$ |
| 2 | EXT | OV | Single-ended, ground-referenced | $0 \leq \mathrm{INP} \leq 5 \mathrm{~V}$ | $\begin{aligned} & 0 x 000000<\text { code } \\ & <0 x 7 F F F F F \end{aligned}$ |
| 3 | EXT | VRP | Single-ended, midscale-referenced | $0 \leq 1 N P \leq 5 \mathrm{~V}$ | $\begin{aligned} & 0 x C 00000<\text { code } \\ & <0 x 3 F F F F F \end{aligned}$ |
| 4 | OV | OV | Inputs shorted to ground | N/A | N/A (near zero) |
| 5 | VRP | VRP | Inputs shorted to midscale | N/A | N/A (near zero) |

To measure external differential signals, use Setting 1. To measure external $0 \mathrm{~V}-5 \mathrm{~V}$ signals, use either Setting 2 or 3 . Note that for single-ended signals, approximately one bit is lost from full-scale. Note that Setting 3 may provide better headroom against full-scale clipping.

Settings 4 and 5 are useful for noise tests. When using the buffer, more accurate results may be obtained with Setting 5 . Also, internal offset calibration on the ADS1224 is performed as the device is in Setting 5.

### 2.3.2 S5-6: Reference Select

These two switches control which signals are applied to the ADS1224 differential reference input pins. The positions of the switches are described in Table 2-6 and Table 2-7.

Some common combinations of S5 and S6 are shown in Table 2-8.
Table 2-6. VRP Select Switch

| Board Marking | Switch Position | VRP Source |
| :--- | :--- | :--- |
| EXT | Left | External (J1 pin 20) |
| 2.5 V | Middle | Onboard 2.5 V reference voltage |
| AVDD | Right | Analog supply voltage (+5V typ.) |

Table 2-7. VRN Select Switch

| Board Marking | Switch Position | VRN Source |
| :--- | :--- | :--- |
| EXT | Left | External (J1 pin 20) |
| OV | Middle | Ground |
| 2.5 V | Right | Onboard 2.5 V reference voltage |

Table 2-8. Common S5-6 Combination Settings

| Setting <br> Number | S6 <br> (VRN) | S5 <br> (VRP) | Setting | VRP and OBREF <br> Voltage | ADS1224 Reference <br> Voltage |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | EXT | EXT | Onboard 2.5V | 2.5 V | External (J1 pin 20) |
| 2 | EXT | OV | Onboard 2.5V, <br> high common-mode | AVDD | AVDD - 2.5V |
| 3 | EXT | VRP | External | SYSREFP | SYSREFP - SYSREFN |
| 4 | $0 V$ | OV | Ratiometric | SYSREFP | SYSREFP |

Setting 1 is most commonly used for the onboard reference.
Setting 2 causes the reference common-mode to be higher; in a very few situations, this may improve performance, as long as the AVDD supply is quiet. Setting 2 may also be useful for certain ratiometric connections.

Setting 4 is most often used in ratiometric sensor connections. A sensor excitation voltage can be applied to the SYSREFP pin on J1. Note that the ADS1224 performance is greatly degraded over temperature for reference voltages above 2.5 V .

The voltage selected from S5 is routed to the OBREF pin on J1, and also to the rightmost position of switches $\mathrm{S} 1-4$. This configuration allows any of the inputs to be connected to the positive reference by moving the switches to the appropriate setting.

### 2.3.3 S5: System Clock Select

This switch selects which of the two available clock sources on the ADS1224EVM will be provided to the ADS1224. The positions of the switch are described in Table 2-9.

Table 2-9. System Clock Select Switch

| Board Marking | Switch Position | System Clock Source |
| :--- | :--- | :--- |
| EXT | Up | External (J5 pin 17) |
| OB | Down | Onboard 4MHz oscillator |

## Usage

This chapter provides guidelines on using the ADS1224EVM and connecting other systems to it.
Topic Page
3.1 Input Filtering Capacitors ..... 3-2
3.2 Serial Interface ..... 3-3
3.3 Serial EEPROM ..... 3-3
3.4 Clock Circuitry ..... 3-3

### 3.1 Input Filtering

Each channel pair on the ADS1224EVM has pads for a differential RC filter, as shown in Figure 3-1.

Figure 3-1. Channel Input Filter


As shipped, the resistor pads are populated with $0 \Omega$ resistors, and the capacitor pads are unpopulated. This configuration allows you to add any values you like. The pads are 0805 footprints, so it is easy to solder resistors to them by hand. If you do not have surface-mount components, it is possible to solder leaded components to these pads.

The physical layout of the components in each filter is the same, and is shown in Figure 3-2. The pads of the differential capacitor are marked on the board with the pin they are connected to.

Figure 3-2. Channel Filter Layout


COMMON-MODE CAPACITOR

### 3.2 Serial Interface

The ADS1224 serial interface is connected through $100 \Omega$ resistors to the ADS1224EVM serial connector. The resistors help terminate the lines and slow down fast edges that can couple into the part and reduce performance. Additionally, the resistors help protect the device against overvoltage.

The way you connect the ADS1224EVM in a prototype situation will normally be the same as the way you connect it on your final product. See the product datasheet for information on the serial interface of the ADS1224.

### 3.3 Serial EEPROM

The serial EEPROM is a Microchip 24LC256 32kB type. You can use it for anything you like; the chip is not programmed during manufacturing. Some possible uses include calibration data or board ID information.

Information on communicating with the EEPROM is available from Microchip Technology, Inc.

### 3.4 Clock Circuitry

The ADS1224 does not have a built-in clock oscillator, and requires an external clock signal in order to operate. The ADS1224EVM has a 4MHz clock oscillator chip on board to supply the clock signal.

In some cases, it is desirable to operate the ADS1224 at a different frequency. To do this, supply a clock to the EXTCLK pin on J1, and set switch S7 to EXT.

## Schematic and Layout

This chapter contains the complete bill of materials, schematic diagram, and printed circuit board (PCB) layout for the ADS1224EVM.

## Note:

Board layouts are not to scale. They are intended to show how the board is laid out; they are not intended to be used for manufacturing ADS1224EVM PCBs.


### 4.1 Schematic

Figure 4-1. Schematic


### 4.2 Printed Circuit Board Layout

The ADS1224EVM is a four-layer PCB. The layer stack order, from top to bottom, is component (top) layer, ground plane, power plane, and solder (bottom) layer.

Four layers were necessary to accommodate the many components on the board. Four layers are not necessary for high performance with the ADS1224; the same level of performance can also be achieved on a two-layer board.

Figure 4-2. Top Side Layout


Figure 4-3. Bottom Side Layout


### 4.3 Bill of Materials

Table 4-1. Bill of Materials

| Reference Designator | Description | Vendor | Part Number |
| :---: | :---: | :---: | :---: |
| R1, R2, R3, R4, R5, R6, R7, R8 | 0805-size shunt | Panasonic | ERJ-3GEY0R00V |
| R9 | 1/16W 5\% 10k $\Omega$ chip resistor | Panasonic | ERJ-3GEYJ103V |
| R10 | 1/16W 5\% 100k $\Omega$ chip resistor | Panasonic | ERJ-3GEYJ101V |
| RA1, RA2 | $100 \Omega 4$-position resistor array | CTS | 744C083101JTR |
| C13 | $10 \mu \mathrm{~F}$ ceramic chip capacitor, $\pm 10 \%$, X7R, 6.3V | Murata | GRM31CR70J106KA01L |
| C14, C15, C16 | $1 \mu \mathrm{~F}$ ceramic chip capacitor, $\pm 10 \%$, X5R, 0603, 10V | Murata | GRM188R61A105KA61D |
| C17 | $22 \mu \mathrm{~F}$ ceramic chip capacitor, $\pm 10 \%$, X5R, 6.3V | Murata | GRM31CR60J226KE19L |
| U1 | Analog-to-digital converter | Texas Instruments | ADS1224IPW |
| U2 | Operational amplifier | Texas Instruments | OPA350UA |
| U3 | Voltage reference, 2.5V | Texas Instruments | REF1004I-2.5 |
| U4 | EEPROM, $1^{2} \mathrm{C}, 256 \mathrm{~K}$ bits | Microchip | 24LC256-I/SN |
| U5 | Oscillator | Epson | SG-8002CA-PWT |
| J1A, J2A | SMT header, 20-pin, dual-row | Samtec | TSM-110-01-L-DV-P |
| J1B, J2B | SMT socket, 20-pin, dual-row | Samtec | SSW-110-22-F-D-VS-K |
| J3A | SMT header, 10-pin, dual-row | Samtec | TSM-105-01-L-DV-P |
| J3B | SMT socket, 10-pin, dual-row | Samtec | SSW-105-22-F-D-VS-K |
| J4 | Header, 12-pin, dual-row | Samtec | TSW-106-07-L-D |
| S7 | DPDT slide switch | NKK | SS22SDP2 |
| $\begin{aligned} & \text { S1, S2, S3, S4, } \\ & \text { S5, S6 } \end{aligned}$ | DP3T slide switch | NKK | SS14MDP2 |

