ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

2-Input NAND Schmitt-Trigger with Open Drain Output

MC74VHC1G135

The MC74VHC1G135 is a single gate CMOS Schmitt NAND trigger with an open drain output fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffered 3-state output which provides high noise immunity and stable output.

The input structures provide protection when voltages up to 5.5 V are applied, regardless of the supply voltage. This allows the device to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when $V_{\rm CC}=0$ V and when the output voltage exceeds $V_{\rm CC}$. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- Designed for 2.0 V to 5.5 V V_{CC} Operation
- 4.9 ns t_{PD} at 5 V (typ)
- Inputs/Outputs Over-Voltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Source/Sink 8 mA at 3.0 V
- Available in SC-88A, SC-74A, TSOP-5, SOT-553, SOT-953 and UDFN6 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. Logic Symbol



ON Semiconductor®

www.onsemi.com




XX = Specific Device Code M = Date Code*


= Pb-Free Package
 (Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.








Figure 2. Pinout (Top View)

PIN ASSIGNMENT

(SC-88A/SOT-553/TSOP-5/SC-74A)

Pin	Function		
1	В		
2	Α		
3	GND		
4	Y		
5	V _{CC}		

PIN ASSIGNMENT (SOT-953)

Pin	Function
1	А
2	GND
3	В
4	Y
5	V _{CC}

PIN ASSIGNMENT (UDFN)

Pin	Function
1	В
2	Α
3	GND
4	Υ
5	NC
6	V _{CC}

FUNCTION TABLE

Inp	Output	
Α	В	Υ
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

MAXIMUM RATINGS

Symbol	Characteristics	Value	Unit
V _{CC}	DC Supply Voltage TSOP-5, SC-88A (NLV) SC-74A, SC-88A, UDFN6, SOT-553, SOT-953	-0.5 to +7.0 -0.5 to +6.5	V
V_{IN}	DC Input Voltage TSOP-5, SC-88A (NLV) SC-74A, SC-88A, UDFN6, SOT-553, SOT-953	-0.5 to +7.0 -0.5 to +6.5	V
V _{OUT}	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-0.5 to V _{CC} + 0.5 -0.5 to +7.0 -0.5 to +7.0	V
	DC Output Voltage Active–Mode (High or Low State) SC–74A, SC–88A, UDFN6, SOT–553, SOT–953 Tri–State Mode (Note 1) Power–Down Mode ($V_{\rm CC}$ = 0 V)	-0.5 to V _{CC} + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I _{IK}	DC Input Diode Current V _{IN} < GND	-20	mA
I _{OK}	DC Output Diode Current V _{OUT} < GND	-20	mA
l _{OUT}	DC Output Source/Sink Current	± 25	mA
I _{CC} or I _{GND}	DC Supply Current per Supply Pin or Ground Pin	±50	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs	260	°C
T_J	Junction Temperature Under Bias	+150	°C
$\theta_{ extsf{JA}}$	Thermal Resistance (Note 2) SC–88A SC–74A SOT–553 SOT–953 UDFN6	377 320 324 254 154	°C/W
P _D	Power Dissipation in Still Air SC-88A SC-74A SOT-553 SOT-953 UDFN6	332 390 386 491 812	mW
MSL	Moisture Sensitivity	Level 1	-
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 3) Human Body Model Charged Device Model	2000 1000	V
I _{Latchup}	Latchup Performance (Note 4)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri–stated.

Application to define with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JESD51-7.
 HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.

^{4.} Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol		Characteristics	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage		2.0	5.5	V
V _{IN}	DC Input Voltage		0	5.5	V
V _{OUT}	DC Output Voltage	TSOP-5, SC-88A (NLV)	0	V _{CC}	V
	DC Output Voltage	SC-74A, SC-88A, UDFN6, SOT-553, SOT-953 Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V _{CC} = 0 V)	0 0 0	V _{CC} 5.5 5.5	
T _A	Operating Temperature Ran	ge	-55	+125	°C
t _r , t _f	Input Rise and Fall Time	TSOP-5, SC-88A (NLV) V _{CC} = 3.0 V to 3.6 V V _{CC} = 4.5 V to 5.5 V	0	100 20	ns/V
	Input Rise and Fall Time	SC-74A, SC-88A, UDFN6, SOT-553, SOT-953 $V_{CC}=2.0\ V$ $V_{CC}=2.3\ V\ to\ 2.7\ V$ $V_{CC}=3.0\ V\ to\ 3.6\ V$ $V_{CC}=4.5\ V\ to\ 5.5\ V$	0 0 0 0	20 20 10 5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	Т	A = 25°	С	-40°C ≤	T _A ≤ 85°C	-55°C ≤ T	_A ≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{T+}	Positive Threshold Voltage		3.0 4.5 5.5		1.88 2.66 3.21	2.25 3.10 3.70	- - -	2.25 3.10 3.70	- - -	2.25 3.10 3.70	V
V _{T-}	Negative Threshold Voltage		3.0 4.5 5.5	0.65 1.10 1.45	1.03 1.62 2.02	- - -	0.65 1.10 1.45	- - -	0.65 1.10 1.45	- - -	V
V _H	Hysteresis Voltage		3.0 4.5 5.5	0.30 0.40 0.50	0.85 1.05 1.20	1.60 2.00 2.25	0.30 0.40 0.50	1.60 2.00 2.25	0.30 0.40 0.50	1.60 2.00 2.25	V
V _{OL}	Maximum Low-Lev- el Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$	2.0 3.0 4.5	- - -	0.0 0.0 0.0	0.1 0.1 0.1	- - -	0.1 0.1 0.1	- - -	0.1 0.1 0.1	V
		I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5	_ _	- -	0.36 0.36	- -	0.44 0.44	- -	0.52 0.52	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5	_	-	±0.1	-	±1.0	-	±1.0	μА
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	_		1.0	i	20	-	40	μА
I _{OFF}	Power Off-Output Leakage Current	V _{OUT} = 5.5 V V _{IN} = 5.5 V	0	-	-	0.25	-	2.5	-	5	μΑ


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS

				T _A = 25°C		-40°C ≤ 1	Γ _A ≤ 85°C	-55°C ≤ T	A ≤ 125°C		
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PZL}	Propagation Delay,	C _L = 15 pF	3.0 to 3.6	_	7.6	11.9	-	14.0	-	16.1	ns
	(A or B) to Y (Figures 3 and 4)	C _L = 50 pF		_	10.1	15.4	-	17.5	-	19.6	
	(· ·g · · · · · · · · · · · · · · · · ·	C _L = 15 pF	4.5 to 5.5	_	4.9	7.7	-	9.0	-	10.3	
		C _L = 50 pF		_	6.4	9.7	-	11.0	-	12.3	
t _{PLZ}	Propagation Delay,	C _L = 15 pF	3.0 to 3.6	_	7.6	11.9	-	14.0	-	16.1	ns
	(A or B) to Y (Figures 3 and 4)	C _L = 50 pF		_	10.1	15.4	-	17.5	-	19.6	
('9 ')		C _L = 15 pF	4.5 to 5.5	_	4.9	7.7	-	9.0	-	10.3	
		C _L = 50 pF		_	6.4	9.7	-	11.0	-	12.3	
C _{IN}	Maximum Input Capacitance			-	5.0	10	_	10	-	10	pF

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Note 5)	16.0	pF

^{5.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.



X = Don't Care

 C_L includes probe and jig capacitance R_T is Z_{OUT} of pulse generator (typically 50 $\Omega)$ f = 1 MHz

Figure 3. Test Circuit




Figure 4. Switching Waveforms

		V _m		
V _{CC} , V	V _{mi} , V	t _{PLH} , t _{PHL}	t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}	V _Y , V
3.0 to 3.6	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3
4.5 to 5.5	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3

ORDERING INFORMATION

Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping [†]
M74VHC1G135DFT1G	SC-88A	VZ	Q2	3000 / Tape & Reel
M74VHC1G135DFT2G	SC-88A	VZ	Q4	3000 / Tape & Reel
NLVVHC1G135DFT2G*	SC-88A	VZ	Q4	3000 / Tape & Reel
MC74VHC1G135DBVT1G	SC-74A	VZ	Q4	3000 / Tape & Reel
M74VHC1G135DTT1G	TSOP-5	VZ	Q4	3000 / Tape & Reel
MC74VHC1G135XV5T2G (In Development)	SOT-553	TBD	Q4	4000 / Tape & Reel
MC74VHC1G135P5T5G (In Development)	SOT-953	TBD	Q2	8000 / Tape & Reel
MC74VHC1G135MU1TCG (In Development)	UDFN6, 1.45 x 1.0, 0.5P	TBD	Q4	3000 / Tape & Reel
MC74VHC1G135MU3TCG (In Development)	UDFN6, 1.0 x 1.0, 0.35P	TBD	Q4	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pin 1 Orientation in Tape and Reel


Direction of Feed





^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE L








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012 0.10		0.30
G	0.026	BSC	0.65	BSC
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	REF	0.20	REF
S	0.079	0.087	2 00	2 20


SOLDER FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


SC-74A CASE 318BQ **ISSUE B**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.90	1.10	
A1	0.01	0.10	
b	0.25	0.50	
C	0.10	0.26	
D	2.85	3.15	
E	2.50	3.00	
E1	1.35 1.65		
е	0.95 BSC		
L	0.20	0.60	
М	0 °	10°	


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSOP-5 CASE 483-02 **ISSUE M**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.


 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.

 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.85	3.15		
В	1.35	1.65		
С	0.90	1.10		
D	0.25	0.50		
G	0.95 BSC			
Н	0.01	0.10		
J	0.10	0.26		
K	0.20	0.60		
М	0 °	10°		
S	2.50	3.00		

SOLDERING FOOTPRINT*




^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOT-553, 5 LEAD


CASE 463B ISSUE C



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETERS
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM
 THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.13	0.18	0.003	0.005	0.007
D	1.55	1.60	1.65	0.061	0.063	0.065
E	1.15	1.20	1.25	0.045	0.047	0.049
е		0.50 BSC			0.020 BSC	
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.55	1.60	1.65	0.061	0.063	0.065


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOT-953 CASE 527AE ISSUE E





- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS

 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.34	0.37	0.40	
b	0.10	0.15	0.20	
С	0.07	0.12	0.17	
D	0.95	1.00	1.05	
E	0.75	0.80	0.85	
е	0.35 BSC			
HE	0.95	1.00	1.05	
L	0.175 REF			
L2	0.05	0.10	0.15	
L3			0.15	

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS


^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

UDFN6, 1.45x1.0, 0.5P CASE 517AQ ISSUE O



PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (ii) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at www.onsemi.com/site/par/-atent_-warking.pgr. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative