# Micropower Undervoltage Sensing Circuits


The MC34164 series are undervoltage sensing circuits specifically designed for use as reset controllers in portable microprocessor based systems where extended battery life is required. These devices offer the designer an economical solution for low voltage detection with a single external resistor. The MC34164 series features a bandgap reference, a comparator with precise thresholds and built–in hysteresis to prevent erratic reset operation, an open collector reset output capable of sinking in excess of 6.0 mA, and guaranteed operation down to 1.0 V input with extremely low standby current. The MC devices are packaged in 3–pin TO–92 (TO–226AA), micro size TSOP–5, 8–pin SOIC–8 and Micro8<sup>TM</sup> surface mount packages. The NCV device is packaged in SOIC–8.

Applications include direct monitoring of the 3.0 V or 5.0 V MPU/logic power supply used in appliance, automotive, consumer, and industrial equipment.


### Features

- Temperature Compensated Reference
- Monitors 3.0 V (MC34164–3) or 5.0 V (MC34164–5) Power Supplies
- Precise Comparator Thresholds Guaranteed Over Temperature
- Comparator Hysteresis Prevents Erratic Reset
- Reset Output Capable of Sinking in Excess of 6.0 mA
- Internal Clamp Diode for Discharging Delay Capacitor
- Guaranteed Reset Operation With 1.0 V Input
- Extremely Low Standby Current: As Low as 9.0 µA
- Economical TO–92 (TO–226AA), TSOP–5, SOIC–8 and Micro8 Surface Mount Packages
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These Devices are Pb-Free and are RoHS Compliant

### Input 🔿







### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 8 of this data sheet.

#### MAXIMUM RATINGS

| Rating  | Symbol   | Value                                  | Unit                                   |
|---|--|--|--|
| Power Input Supply Voltage  | V <sub>in</sub>  | -1.0 to 12                             | V                                      |
| Reset Output Voltage  | Vo   | -1.0 to 12                             | V                                      |
| Reset Output Sink Current   | I <sub>Sink</sub>  | Internally<br>Limited                  | mA                                     |
| Clamp Diode Forward Current, Reset to Input Pin (Note 1)  | IF   | 100                                    | mA                                     |
| Power Dissipation and Thermal Characteristics<br>P Suffix, Plastic Package<br>Maximum Power Dissipation @ $T_A = 25^{\circ}C$<br>Thermal Resistance, Junction-to-Air<br>D Suffix, Plastic Package<br>Maximum Power Dissipation @ $T_A = 25^{\circ}C$<br>Thermal Resistance, Junction-to-Air<br>DM Suffix, Plastic Package<br>Maximum Power Dissipation @ $T_A = 25^{\circ}C$<br>Thermal Resistance, Junction-to-Air | Ρ <sub>D</sub><br>R <sub>θJA</sub><br>Ρ <sub>D</sub><br>R <sub>θJA</sub><br>Ρ <sub>D</sub><br>R <sub>θJA</sub> | 700<br>178<br>700<br>178<br>520<br>240 | mW<br>°C/W<br>™W<br>°C/W<br>mW<br>°C/W |
| Operating Junction Temperature  | ТJ   | +150                                   | °C                                     |
| Operating Ambient Temperature Range<br>MC34164 Series<br>MC33164 Series, NCV33164   | T <sub>A</sub>   | 0 to +70<br>- 40 to +125               | °C                                     |
| Storage Temperature Range   | T <sub>stg</sub>   | – 65 to +150                           | °C                                     |
| Electrostatic Discharge Sensitivity (ESD)<br>Human Body Model (HBM)<br>Machine Model (MM)   | ESD  | 4000<br>200                            | V                                      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### MC34164-3, MC33164-3 SERIES, NCV33164-3

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_A = 25^{\circ}C$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Notes 2 & 3], unless otherwise noted.)

| Characteristic  | Symbol   | Min                  | Тур                  | Max               | Unit |
|---|--|----------------------|----------------------|-------------------|------|
| COMPARATOR  |  |                      |                      |                   |      |
| Threshold Voltage<br>High State Output (V <sub>in</sub> Increasing)<br>Low State Output (V <sub>in</sub> Decreasing)<br>Hysteresis (I <sub>Sink</sub> = 100 μA) | V <sub>IH</sub><br>V <sub>IL</sub><br>V <sub>H</sub> | 2.55<br>2.55<br>0.03 | 2.71<br>2.65<br>0.06 | 2.80<br>2.80<br>- | V    |
| RESET OUTPUT  |  |                      |                      |                   |      |
| Output Sink Saturation<br>( $V_{in} = 2.4 \text{ V}, I_{Sink} = 1.0 \text{ mA}$ )<br>( $V_{in} = 1.0 \text{ V}, I_{Sink} = 0.25 \text{ mA}$ )                   | V <sub>OL</sub>                                      |                      | 0.14<br>0.1          | 0.4<br>0.3        | V    |
| Output Sink Current (V <sub>in</sub> , Reset = 2.4 V)   | I <sub>Sink</sub>                                    | 6.0                  | 12                   | 30                | mA   |
| Output Off–State Leakage<br>(V <sub>in</sub> , Reset = 3.0 V)<br>(V <sub>in</sub> , Reset = 10 V)   | <sup>I</sup> R(leak)                                 |                      | 0.02<br>0.02         | 0.5<br>1.0        | μΑ   |
| Clamp Diode Forward Voltage, Reset to Input Pin ( $I_F = 5.0 \text{ mA}$ )  | V <sub>F</sub>                                       | 0.6                  | 0.9                  | 1.2               | V    |

TOTAL DEVICE

| Operating Input Voltage Range                                   | V <sub>in</sub> | 1.0 to 10 | -         | -        | V  |
|---|-----------------|-----------|-----------|----------|----|
| Quiescent Input Current<br>$V_{in} = 3.0 V$<br>$V_{in} = 6.0 V$ | l <sub>in</sub> | -         | 9.0<br>24 | 15<br>40 | μΑ |

1. Maximum package power dissipation limits must be observed. 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. 3.  $T_{low} = 0^{\circ}$ C for MC34164  $T_{high} = +70^{\circ}$ C for MC34164

= -40°C for MC33164, NCV33164 = +125°C for MC33164, NCV33164

#### MC34164-5, MC33164-5 SERIES, NCV33164-5

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_A = 25^{\circ}C$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Notes 5 & 6], unless otherwise noted.)

| Characteristic  | Symbol   | Min                  | Тур                  | Max               | Unit |
|---|--|----------------------|----------------------|-------------------|------|
| COMPARATOR  |  |                      |                      |                   | -    |
| Threshold Voltage<br>High State Output (V <sub>in</sub> Increasing)<br>Low State Output (V <sub>in</sub> Decreasing)<br>Hysteresis (I <sub>Sink</sub> = 100 μA) | V <sub>IH</sub><br>V <sub>IL</sub><br>V <sub>H</sub> | 4.15<br>4.15<br>0.02 | 4.33<br>4.27<br>0.09 | 4.45<br>4.45<br>- | V    |
| RESET OUTPUT  |  |                      |                      |                   | -    |
| Output Sink Saturation<br>$(V_{in} = 4.0 \text{ V}, \text{ I}_{Sink} = 1.0 \text{ mA})$<br>$(V_{in} = 1.0 \text{ V}, \text{ I}_{Sink} = 0.25 \text{ mA})$       | V <sub>OL</sub>                                      |                      | 0.14<br>0.1          | 0.4<br>0.3        | V    |
| Output Sink Current (V <sub>in</sub> , Reset = 4.0 V)   | I <sub>Sink</sub>                                    | 7.0                  | 20                   | 50                | mA   |
| Output Off-State Leakage<br>$(V_{in}, \overline{\text{Reset}} = 5.0 \text{ V})$<br>$(V_{in}, \overline{\text{Reset}} = 10 \text{ V})$                           | <sup>I</sup> R(leak)                                 |                      | 0.02<br>0.02         | 0.5<br>2.0        | μΑ   |
| Clamp Diode Forward Voltage, Reset to Input Pin ( $I_F = 5.0 \text{ mA}$ )  | V <sub>F</sub>                                       | 0.6                  | 0.9                  | 1.2               | V    |
| TOTAL DEVICE  | •  | •                    |                      | •                 | •    |
| Operating Input Voltage Range   | V <sub>in</sub>                                      | 1.0 to 10            | _                    | -                 | V    |
| Quiescent Input Current   | l <sub>in</sub>                                      |                      |                      |                   | μΑ   |

4. Maximum package power dissipation limits must be observed.

. V<sub>in</sub> = 5.0 V


V<sub>in</sub> = 10 V


5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.


 $\overline{T}_{high}$  = +70°C for MC34164 6.  $T_{low} = 0^{\circ}C$  for MC34164

= -40°C for MC33164, NCV33164 = +125°C for MC33164, NCV33164

7. NCV prefix is for automotive and other applications requiring site and change control.








12


32

20

50


Figure 3. MC3X164-5 Reset Output Voltage versus Input Voltage






A time delayed reset can be accomplished with the addition of  $C_{DLY}$ . For systems with extremely fast power supply rise times (< 500 ns) it is recommended that the  $RC_{DLY}$  time constant be greater than 5.0  $\mu$ s.  $V_{th(MPU)}$  is the microprocessor reset input threshold.

Figure 14. Low Voltage Microprocessor Reset



|                        | Test Data                |                       |                        |  |  |  |
|------------------------|--------------------------|-----------------------|------------------------|--|--|--|
| V <sub>H</sub><br>(mV) | ∆V <sub>th</sub><br>(mV) | R <sub>Η</sub><br>(Ω) | R <sub>L</sub><br>(kΩ) |  |  |  |
| 60                     | 0                        | 0                     | 43                     |  |  |  |
| 103                    | 1.0                      | 100                   | 10                     |  |  |  |
| 123                    | 1.0                      | 100                   | 6.8                    |  |  |  |
| 160                    | 1.0                      | 100                   | 4.3                    |  |  |  |
| 155                    | 2.2                      | 220                   | 10                     |  |  |  |
| 199                    | 2.2                      | 220                   | 6.8                    |  |  |  |
| 280                    | 2.2                      | 220                   | 4.3                    |  |  |  |
| 262                    | 4.7                      | 470                   | 10                     |  |  |  |
| 306                    | 4.7                      | 470                   | 8.2                    |  |  |  |
| 357                    | 4.7                      | 470                   | 6.8                    |  |  |  |
| 421                    | 4.7                      | 470                   | 5.6                    |  |  |  |
| 530                    | 4.7                      | 470                   | 4.3                    |  |  |  |

Comparator hysteresis can be increased with the addition of resistor R<sub>H</sub>. The hysteresis equation has been simplified and does not account for the change of input current  $I_{in}$  as  $V_{in}$  crosses the comparator threshold (Figure 8). An increase of the lower threshold  $\Delta V_{th(lower)}$  will be observed due to  $I_{in}$  which is typically 10  $\mu$ A at 4.3 V. The equations are accurate to  $\pm$ 10% with R<sub>H</sub> less than 1.0 k $\Omega$  and R<sub>L</sub> between 4.3 k $\Omega$  and 43 k $\Omega$ .






Figure 16. Voltage Monitor






Figure 18. MOSFET Low Voltage Gate Drive Protection Using the MC3X164-5


#### **ORDERING INFORMATION**

| Device          | Package             | Shipping <sup>†</sup>    |
|-----------------|---------------------|--------------------------|
| MC33164D-3G     | SOIC-8<br>(Pb-Free) | 98 Units / Rail          |
| MC33164D-3R2G   | SOIC-8<br>(Pb-Free) | 2500 Heite / Tene & Deal |
| NCV33164D-3R2G* | SOIC-8<br>(Pb-Free) | 2500 Units / Tape & Reel |
| MC33164DM-3R2G  | Micro8<br>(Pb–Free) | 4000 Units / Tape & Reel |
| MC33164P-3G     | TO–92<br>(Pb–Free)  | 2000 Units / Box         |
| MC33164P-3RAG   | TO–92<br>(Pb–Free)  | 2000 Units / Tape & Reel |
| MC33164P-3RPG   | TO–92<br>(Pb–Free)  | 2000 Units / Pack        |
| MC33164D-5G     | SOIC-8<br>(Pb-Free) | 98 Units / Rail          |
| MC33164D-5R2G   | SOIC-8<br>(Pb-Free) |                          |
| NCV33164D-5R2G* | SOIC-8<br>(Pb-Free) | 2500 Units / Tape & Reel |
| MC33164DM-5R2G  | Micro8<br>(Pb–Free) | 4000 Units / Tape & Reel |
| MC33164P-5G     | TO–92<br>(Pb–Free)  | 2000 Units / Box         |
| MC33164P-5RAG   | TO–92<br>(Pb–Free)  | 2000 Units / Tape & Reel |
| MC33164P-5RPG   | TO–92<br>(Pb–Free)  | 2000 Units / Pack        |
| MC34164D-3G     | SOIC-8<br>(Pb-Free) | 98 Units / Rail          |
| MC34164D-3R2G   | SOIC-8<br>(Pb-Free) | 2500 Units / Tape & Reel |
| MC34164DM-3R2G  | Micro8<br>(Pb–Free) | 4000 Units / Tape & Reel |
| MC34164P-3G     | TO–92<br>(Pb–Free)  | 2000 Units / Box         |
| MC34164P-3RPG   | TO–92<br>(Pb–Free)  | 2000 Units / Pack        |
| MC34164D-5G     | SOIC-8<br>(Pb-Free) | 98 Units / Rail          |
| MC34164D-5R2G   | SOIC-8<br>(Pb-Free) | 2500 Units / Tape & Reel |
| MC34164DM-5R2G  | Micro8<br>(Pb–Free) | 4000 Units / Tape & Reel |
| MC34164SN-5T1G  | TSOP-5<br>(Pb-Free) | 3000 Units / Tape & Reel |
| MC34164P-5G     | TO-92<br>(Pb-Free)  | 2000 Units / Box         |
| MC34164P-5RAG   | TO-92<br>(Pb-Free)  | 2000 Units / Tape & Reel |
| MC34164P-5RPG   | TO-92<br>(Pb-Free)  | 2000 Units / Pack        |

\*NCV33164:  $T_{low} = -40^{\circ}C$ ,  $T_{high} = +125^{\circ}C$ . Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control.

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


### PIN CONNECTIONS AND MARKING DIAGRAMS



### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

**ON Semiconductor®** 





### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42022B               | Electronic versions are uncontrolle<br>accessed directly from the Document<br>versions are uncontrolled except |             |
|------------------|---------------------------|--|-------------|
| STATUS:          | ON SEMICONDUCTOR STANDARD |  |             |
| NEW STANDARD:    |                           | "CONTROLLED COPY" in red.  |             |
| DESCRIPTION:     | TO-92 (TO-226)            |  | PAGE 1 OF 3 |

#### TO-92 (TO-226) CASE 29-11 ISSUE AM

#### DATE 09 MAR 2007

STYLE 1: PIN 1. EMITTER 2. BASE 3. COLLECTOR STYLE 6: PIN 1. GATE 2. SOURCE & SUBSTRATE 3. DRAIN STYLE 11: PIN 1. ANODE 2. CATHODE & ANODE 3. CATHODE STYLE 16: PIN 1. ANODE 2. GATE 3. CATHODE STYLE 21: PIN 1. COLLECTOR 2. EMITTER 3. BASE STYLE 22: PIN 1. VCC 2. GROUND 2 3. OUTPUT STYLE 31: PIN 1. GATE 2. DRAIN 3. SOURCE

|    | BASE<br>EMITTER<br>COLLECTOR               |
|----|--|
| 2. | SOURCE<br>DRAIN<br>GATE                    |
| 2. | MAIN TERMINAL 1<br>Gate<br>Main Terminal 2 |
| 2. | COLLECTOR<br>BASE<br>EMITTER               |
| 2. | SOURCE<br>GATE<br>DRAIN                    |
|    |  |
|    |  |

| 2 | 1<br>2   | ANODE<br>ANODE<br>CATHODE           |
|---|----------|-------------------------------------|
| 2 | 1.<br>2. | DRAIN<br>GATE<br>SOURCE & SUBSTRATE |
| 2 | 1.<br>2. | ANODE 1<br>GATE<br>CATHODE 2        |
| 2 | 1<br>2   | anode<br>Cathode<br>Not connected   |
| 2 | 1.<br>2. | gate<br>Source<br>Drain             |
| 2 | 1.<br>2. | CATHODE<br>ANODE<br>GATE            |

STYLE 33: PIN 1. RETURN 2. INPUT 3. OUTPUT

| 2. | CATHODE<br>CATHODE<br>ANODE           |
|----|---------------------------------------|
| 2. | BASE 1<br>EMITTER<br>BASE 2           |
| 2. | EMITTER<br>COLLECTOR<br>BASE          |
|    | GATE<br>ANODE<br>CATHODE              |
| 2. | EMITTER<br>Collector/Anode<br>Cathode |
| 2. | NOT CONNECTED<br>ANODE<br>CATHODE     |
| 2. | INPUT<br>GROUND<br>LOGIC              |

STYLE 4:

STYLE 5: PIN 1. DRAIN 2. SOURCE 3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR 3. EMITTER

| DOCUMENT NUMBER: | 98ASB42022B               | Electronic versions are uncontroll                                      |             |  |
|------------------|---------------------------|---|-------------|--|
| STATUS:          | ON SEMICONDUCTOR STANDARD | accessed directly from the Document<br>versions are uncontrolled except |             |  |
| NEW STANDARD:    |                           | "CONTROLLED COPY" in red.   |             |  |
| DESCRIPTION:     | TO-92 (TO-226)            |   | PAGE 2 OF 3 |  |



**ON Semiconductor®** 

DOCUMENT NUMBER: 98ASB42022B

PAGE 3 OF 3

| ISSUE | REVISION  | DATE        |
|-------|---|-------------|
| AM    | ADDED BENT-LEAD TAPE & REEL VERSION. REQ. BY J. SUPINA. | 09 MAR 2007 |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |

ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product care a stuation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agesociated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.





| DOCUMENT NUMBER:  | 98ARB18753C | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|---|-------------|---|-------------|--|--|
| DESCRIPTION:  | TSOP-5      |   | PAGE 1 OF 1 |  |  |
| ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. |             |   |             |  |  |





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

| DOCUMENT NUMBER:   | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|--|-------------|---|-------------|--|--|
| DESCRIPTION:   | SOIC-8 NB   |   | PAGE 1 OF 2 |  |  |
| ON Semiconductor and (11) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |             |   |             |  |  |

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

| STYLE 3:<br>PIN 1. DRAIN, DIE #1<br>2. DRAIN, #1<br>3. DRAIN, #2<br>4. DRAIN, #2<br>5. GATE, #2<br>6. SOURCE, #2<br>7. GATE, #1<br>8. SOURCE, #1                            |
|---|
| STYLE 7:<br>PIN 1. INPUT<br>2. EXTERNAL BYPASS<br>3. THIRD STAGE SOURCE<br>4. GROUND<br>5. DRAIN<br>6. GATE 3<br>7. SECOND STAGE Vd<br>8. FIRST STAGE Vd                    |
| STYLE 11:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>7. DRAIN 1<br>8. DRAIN 1   |
| STYLE 15:<br>PIN 1. ANODE 1<br>2. ANODE 1<br>3. ANODE 1<br>4. ANODE 1<br>5. CATHODE, COMMON<br>6. CATHODE, COMMON<br>7. CATHODE, COMMON<br>8. CATHODE, COMMON               |
| STYLE 19:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. MIRROR 2<br>7. DRAIN 1<br>8. MIRROR 1   |
| STYLE 23:<br>PIN 1. LINE 1 IN<br>2. COMMON ANODE/GND<br>3. COMMON ANODE/GND<br>4. LINE 2 IN<br>5. LINE 2 OUT<br>6. COMMON ANODE/GND<br>7. COMMON ANODE/GND<br>8. LINE 1 OUT |
| STYLE 27:<br>PIN 1. ILIMIT<br>2. OVLO<br>3. UVLO<br>4. INPUT+<br>5. SOURCE<br>6. SOURCE<br>7. SOURCE<br>8. DRAIN  |

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

| DOCUMENT NUMBER:  | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|---|-------------|---|-------------|--|
| DESCRIPTION:  | SOIC-8 NB   |   | PAGE 2 OF 2 |  |
| ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |             |   |             |  |

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1





| DOCUMENT NUMBER:  | 98ASB14087C | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|---|-------------|---|-------------|--|--|
| DESCRIPTION:  | MICR08      |   | PAGE 1 OF 1 |  |  |
| ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the<br>rights of others. |             |   |             |  |  |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative